MC74HC597A
http://onsemi.com
6
TIMING REQUIREMENTS (Input tr = tf = 6 ns)
Symbol
Parameter
VCC
V
Guaranteed Limit
Unit
– 55 to
25_C
v 85_C
v 125_C
tsu
Minimum Setup Time, Parallel Data inputs AH to Latch Clock
2.0
3.0
4.5
6.0
70
40
15
13
80
45
19
16
90
50
24
20
ns
tsu
Minimum Setup Time, Serial Data Input SA to Shift Clock
2.0
3.0
4.5
6.0
70
40
15
13
80
45
19
16
90
50
24
20
ns
tsu
Minimum Setup Time, Serial Shift/Parallel Load to Shift Clock
2.0
3.0
4.5
6.0
70
40
15
13
80
45
19
16
90
50
24
20
ns
th
Minimum Hold Time, Latch Clock to Parallel Data Inputs AH
2.0
3.0
4.5
6.0
15
10
2
20
15
3
30
25
5
4
ns
th
Minimum Hold Time, Shift Clock to Serial Data Input SA
2.0
3.0
4.5
6.0
2
ns
trec
Minimum Recovery Time, Reset Inactive to Shift Clock
2.0
3.0
4.5
6.0
70
40
15
13
80
45
19
16
90
50
24
20
ns
tw
Minimum Pulse Width, Latch Clock and Shift Clock
2.0
3.0
4.5
6.0
60
35
12
10
70
40
15
13
80
45
19
16
ns
tw
Minimum Pulse Width, Reset
2.0
3.0
4.5
6.0
60
35
12
10
70
40
15
13
80
45
19
16
ns
tw
Minimum Pulse Width, Serial Shift/Parallel Load
2.0
3.0
4.5
6.0
60
35
12
10
70
40
15
13
80
45
19
16
ns
tr, tf
Maximum Input Rise and Fall Times
2.0
3.0
4.5
6.0
1000
800
500
400
1000
800
500
400
1000
800
500
400
ns
NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola HighSpeed CMOS Data Book (DL129/D).