參數(shù)資料
型號: MC74HC640AN
廠商: MOTOROLA INC
元件分類: 通用總線功能
英文描述: Octal 3-State Inverting Bus Transeceiver
中文描述: HC/UH SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PDIP20
封裝: PLASTIC, DIP-20
文件頁數(shù): 2/7頁
文件大?。?/td> 151K
代理商: MC74HC640AN
MC54/74HC640A
MOTOROLA
High–Speed CMOS Logic Data
DL129 — Rev 6
2
* Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
Derating — Plastic DIP: – 10 mW/ C from 65 to 125 C
Ceramic DIP: – 10 mW/ C from 100 to 125 C
SOIC Package: – 7 mW/ C from 65 to 125 C
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
ICC
PD
– 0.5 to VCC + 0.5
20
±
35
±
75
DC I/O Voltage (Referenced to GND)
V
DC Input Current, per Pin
mA
DC I/O Current, per Pin
DC Supply Current, VCC and GND Pins
mA
mA
Power Dissipation in Still Air, Plastic or Ceramic DIP
750
mW
(Plastic DIP or SOIC Package)
Lead Temperature, 1 mm from Case for 10 Seconds
(Ceramic DIP)
260
300
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Vin, Vout
Parameter
Min
2.0
Max
6.0
Unit
V
DC Input Voltage, Output Voltage (Referenced to GND)
0
VCC
V
(Figure 1)
VCC = 2.0 V
0
1000
500
400
ns
3.15
4.2
4.2
25 C
1.5
1.5
3.15
4.2
Voltage
Symbol
VIH
|Iout|
20
μ
A
Parameter
Test Conditions
4.5
6.0
V
1.35
3.98
5.48
3.15
1.5
V
Minimum High–Level Input
Voltage
Vout = VCC – 0.1 V
|Iout|
20
μ
A
2.0
Maximum Low–Level Input
Voltage
4.5
6.0
Vout = 0.1 V
20
μ
A
4.5
4.4
5.9
0.1
4.4
5.9
1.35
1.35
V
Minimum High–Level Output
2.4 mA
Vin = VIH
0.26
0.26
4.4
5.9
V
Vin = VIH
|Iout|
|Iout|
6.0
0.4
5.34
5.2
VOL
Maximum Low–Level Output
Vin = VIL
Vin = VIL
|Iout|
20
μ
A
6.0
3.0
6.0
2.0
0.1
0.1
0.1
0.1
0.4
0.1
V
|Iout|
|Iout|
0.33
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high–impedance cir-
cuit. For proper operation, Vin and
Vout should be constrained to the
range GND
(Vin or Vout)
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or VCC).
Unused outputs must be left open.
I/O pins must be connected to a
properly terminated line or bus.
VCC.
相關(guān)PDF資料
PDF描述
MC74HC646DW Octal 3-State Bus Transeceivers and D Flip-Flops
MC74HC646 Octal 3-State Bus Transceivers and D Flip-Flops
MC74HC646N Octal 3-State Bus Transeceivers and D Flip-Flops
MC74HC7266A SMPS Controller; Package: SOIC; No of Pins: 8; Container: Tape & Reel
MC74HC7266AD SMPS Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC74HC646DW 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述:
MC74HC646N 制造商:ON Semiconductor 功能描述:
MC74HC688N 制造商:ON Semiconductor 功能描述:
MC74HC7266AD 制造商:ON Semiconductor 功能描述:
MC74HC7266AF 制造商:Rochester Electronics LLC 功能描述:- Bulk