- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371075 > MC88915TFN70 (MOTOROLA INC) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號(hào)： | MC88915TFN70 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 216K |
| 代理商： | MC88915TFN70 |
MC88915TFN55/70/100/133/160
MOTOROLA
TIMING SOLUTIONS
BR1333 — Rev 6
14
6.
Calculation of Total Output–to–Skew between
multiple parts (Part–to–Part skew)
By combining the tPD specification and the information in
Note 5, the worst case output–to–output skew between
multiple 88915’s connected in parallel can be calculated.
This calculation assumes that all parts have a common
SYNC input clock with equal delay of that input signal to
each part. This skew value is valid at the 88915 output
pins only (equally loaded), it does not include PCB trace
delays due to varying loads.
With a 1M
resistor tied to analog VCC as shown in note
4, the tPD spec. limits between SYNC and the Q/2 output
(connected to the FEEDBACK pin) are –1.05ns and
–0.5ns. To calculate the skew of any given output
between two or more parts, the absolute value of the
distribution of that output given in table 2 must be
subtracted and added to the lower and upper tPD spec
limits respectively. For output Q2, [276 – (–44)] = 320ps is
the absolute value of the distribution. Therefore
[–1.05ns – 0.32ns] = –1.37ns is the lower tPD limit, and
[–0.5ns + 0.32ns] = –0.18ns is the upper limit. Therefore
the worst case skew of output Q2 between any number of
parts is |(–1.37) – (–0.18)| = 1.19ns. Q2 has the worst
case skew distribution of any output, so 1.2ns is the
absolute worst case output–to–output skew between
multiple parts.
7. Note 4 explains that the tPD specification was measured
and is guaranteed for the configuration of the Q/2 output
connected to the FEEDBACK pin and the SYNC input
running at 10MHz. The fixed offset (tPD) as described
above has some dependence on the input frequency and
at what frequency the VCO is running. The graphs of
Figure 3 demonstrate this dependence.
The data presented in Figure 3 is from devices
representing process extremes, and the measurements
were also taken at the voltage extremes (VCC = 5.25V
and 4.75V). Therefore the data in Figure 3 is a realistic
representation of the variation of tPD.
SYNC INPUT FREQUENCY (MHz)
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
5
10
15
20
25
3.5
3.0
2.5
2.0
1.5
1.0
0.5
2.5
5.0
7.5
10.0
12.5
15.0
17.5
2.5
5.0
7.5
10.0
12.5
15.0
17.5
–0.5
–1.0
–1.5
–2.0
2.5 5.0
7.5 10.0 12.5 15.0 17.5 20.0 22.5 25.0 27.5
tPD
SYNC to
FEEDBACK
(ns)
SYNC INPUT FREQUENCY (MHz)
Figure 3a.
tPD versus Frequency Variation for Q/2 Output Fed
Back, Including Process and Voltage Variation @ 25
°
C
(With 1M
Resistor Tied to Analog VCC)
–0.50
–0.75
–1.00
–1.25
–1.50
tPD
SYNC to
FEEDBACK
(ns)
tPD
SYNC to
FEEDBACK
(ns)
tPD
SYNC to
FEEDBACK
(ns)
Figure 3b.
tPD versus Frequency Variation for Q4 Output Fed
Back, Including Process and Voltage Variation @ 25
°
C
(With 1M
Resistor Tied to Analog VCC)
Figure 3c.
tPD versus Frequency Variation for Q/2 Output Fed
Back, Including Process and Voltage Variation @ 25
°
C
(With 1M
Resistor Tied to Analog GND)
Figure 3d.
tPD versus Frequency Variation for Q4 Output Fed
Back, Including Process and Voltage Variation @ 25
°
C
(With 1M
Resistor Tied to Analog GND)
SYNC INPUT FREQUENCY (MHz)
SYNC INPUT FREQUENCY (MHz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC88916 | LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW | LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88920 | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC88920DW | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC88921DW | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC88915TFN70R2 | 功能描述:IC DRIVER CLK PLL 70MHZ 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MC88916 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW70 | 功能描述:IC DRIVER CLK PLL 70MHZ 20-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88916DW80 | 功能描述:IC DRIVER CLK PLL 80MHZ 20-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。