STCK high to STFS (" />
參數(shù)資料
型號: MC9328MXLVP20
廠商: Freescale Semiconductor
文件頁數(shù): 76/90頁
文件大?。?/td> 0K
描述: IC MCU I.MX 200MHZ 225-MAPBGA
標準包裝: 160
系列: i.MXL
核心處理器: ARM9
芯體尺寸: 32-位
速度: 200MHz
連通性: EBI/EMI,I²C,MMC/SD,SPI,SSI,UART/USART,USB
外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 97
程序存儲器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 1.7 V ~ 3.3 V
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 225-LFBGA
包裝: 托盤
Functional Description and Application Information
MC9328MXL Technical Data, Rev. 8
78
Freescale Semiconductor
18
STCK high to STFS (bl) high3
92.8
0
81.4
ns
19
SRCK high to SRFS (bl) high3
92.8
0
81.4
ns
20
STCK high to STFS (bl) low3
92.8
0
81.4
ns
21
SRCK high to SRFS (bl) low3
92.8
0
81.4
ns
22
STCK high to STFS (wl) high3
92.8
0
81.4
ns
23
SRCK high to SRFS (wl) high3
92.8
0
81.4
ns
24
STCK high to STFS (wl) low3
92.8
0
81.4
ns
25
SRCK high to SRFS (wl) low3
92.8
0
81.4
ns
26
STCK high to STXD valid from high impedance
18.01
28.16
15.8
24.7
ns
27a
STCK high to STXD high
8.98
18.13
7.0
15.9
ns
27b
STCK high to STXD low
9.12
18.24
8.0
16.0
ns
28
STCK high to STXD high impedance
18.47
28.5
16.2
25.0
ns
29
SRXD setup time before SRCK low
1.14
1.0
ns
30
SRXD hole time after SRCK low
0
0
ns
Synchronous Internal Clock Operation (Port C Primary Function2)
31
SRXD setup before STCK falling
15.4
13.5
ns
32
SRXD hold after STCK falling
0
0
ns
Synchronous External Clock Operation (Port C Primary Function2)
33
SRXD setup before STCK falling
1.14
1.0
ns
34
SRXD hold after STCK falling
0
0
ns
1 All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
2 There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B
alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary
function and Port B alternate function. When SSI signals are configured as input, the SSI module selects the input based on
status of the FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary
function.
3
bl = bit length; wl = word length.
Table 33. SSI (Port C Primary Function) Timing Parameter Table (Continued)
Ref No.
Parameter
1.8 ± 0.1 V
3.0 ± 0.3 V
Unit
Minimum
Maximum
Minimum
Maximum
相關(guān)PDF資料
PDF描述
MC9328MXLDVP20 IC MCU I.MX 200MHZ 225-MAPBGA
MCF52277CVM160 IC MCU 32BIT 166.67MHZ 196MAPBGA
MCIMX27LVOP4A IC LOW END I.MX27 404-MAPBGA
MCIMX27LMOP4A IC MPU I.MX27 IN 19X19 473MAPBGA
MCIMX31LDVMN5DR2 IC MPU I.MX31L CONSUMR 473MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXLVP20R2 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL MXL 225 PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Advance Information
MC9328MXSCVF10 制造商:Rochester Electronics LLC 功能描述:REDUCED FEATURE I.MXL - Bulk 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述:
MC9328MXSCVF10(R2) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Advance Information
MC9328MXSCVF10R2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Advance Information