![](http://datasheet.mmic.net.cn/30000/MC9S08DZ128F2-VLL_datasheet_2372474/MC9S08DZ128F2-VLL_403.png)
Chapter 18 Debug Module (S08DBGV3) (128K)
MC9S08DZ128 Series Data Sheet, Rev. 1
Freescale Semiconductor
403
18.3.3.10 Debug Comparator B Extension Register (DBGCBX)
Module Base + 0x0009
76543210
R
RWBEN
RWB
PAGSEL
0000
Bit 16
W
POR
or non-
end-run
00000000
Reset
end-run1
1 In the case of an end-trace to reset where DBGEN=1 and BEGIN=0, the bits in this register do not change after reset.
U
0
000
U
= Unimplemented or Reserved
Figure 18-11. Debug Comparator B Extension Register (DBGCBX)
Table 18-12. DBGCBX Field Descriptions
Field
Description
7
RWBEN
Read/Write Comparator B Enable Bit — The RWBEN bit controls whether read or write comparison is enabled
for Comparator B. In full modes, RWAEN and RWA are used to control comparison of R/W and RWBEN is
ignored.
0 Read/Write is not used in comparison
1 Read/Write is used in comparison
6
RWB
Read/Write Comparator B Value Bit — The RWB bit controls whether read or write is used in compare for
Comparator B. The RWB bit is not used if RWBEN = 0. In full modes, RWAEN and RWA are used to control
comparison of R/W and RWB is ignored.
0 Write cycle will be matched
1 Read cycle will be matched
5
PAGSEL
Comparator B Page Select Bit — This PAGSEL bit controls whether Comparator B will be qualied with the
internal signal (mmu_papge_sel) that indicates an extended access through the PPAGE mechanism. When
mmu_ppage_sel = 1, the 17-bit core address is a paged program access, and the 17-bit core address is made
up of PPAGE[2:0]:addr[13:0]. When mmu_papge_sel = 0, the 17-bit core address is either a 16-bit CPU address
with a leading 0 in bit 16, or a 17-bit linear address pointer value. This bit is not used in full modes where
comparator B is used to match the data value.
0 Match qualied by mmu_ppage_sel = 0 so address bits [16:0] correspond to a 17-bit CPU address with a
leading zero at bit 16, or a 17-bit linear address pointer address
1 Match qualied by mmu_ppage_sel = 1 so address bits [16:0] compare to ash memory address made up of
PPAGE[2:0]:addr[13:0]
0
Bit 16
Comparator B Extended Address Bit 16 Compare Bit — The Comparator B bit 16 compare bit controls
whether Comparator B will compare the core address bus bit 16 to a logic 1 or logic 0. This bit is not used in full
modes where comparator B is used to match the data value.
0 Compare corresponding address bit to a logic 0
1 Compare corresponding address bit to a logic 1