<form id="vkuay"><dfn id="vkuay"></dfn></form>
  • <em id="vkuay"><label id="vkuay"><wbr id="vkuay"></wbr></label></em>
      <small id="vkuay"><noframes id="vkuay"></noframes></small>
    • 參數(shù)資料
      型號(hào): MC9S08RD8FJ
      廠商: FREESCALE SEMICONDUCTOR INC
      元件分類: 微控制器/微處理器
      英文描述: 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
      封裝: 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32
      文件頁數(shù): 67/234頁
      文件大?。?/td> 1743K
      代理商: MC9S08RD8FJ
      第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁
      Serial Communications Interface (S08SCIV1)
      MC9S08RC/RD/RE/RG Data Sheet, Rev. 1.11
      Freescale Semiconductor
      159
      has one full character time after RDRF is set before the data in the receive data buffer must be read to avoid
      a receiver overrun.
      When a program detects that the receive data register is full (RDRF = 1), it gets the data from the receive
      data register by reading SCI1D. The RDRF ag is cleared automatically by a 2-step sequence which is
      normally satised in the course of the user’s program that handles receive data. Refer to Section 12.3.4,
      “Interrupts and Status Flags,” for more details about ag clearing.
      12.3.3.1
      Data Sampling Technique
      The SCI receiver uses a 16
      × baud rate clock for sampling. The receiver starts by taking logic level samples
      at 16 times the baud rate to search for a falling edge on the RxD1 serial data input pin. A falling edge is
      dened as a logic 0 sample after three consecutive logic 1 samples. The 16
      × baud rate clock is used to
      divide the bit time into 16 segments labeled RT1 through RT16. When a falling edge is located, three more
      samples are taken at RT3, RT5, and RT7 to make sure this was a real start bit and not merely noise. If at
      least two of these three samples are 0, the receiver assumes it is synchronized to a receive character.
      The receiver then samples each bit time, including the start and stop bits, at RT8, RT9, and RT10 to
      determine the logic level for that bit. The logic level is interpreted to be that of the majority of the samples
      taken during the bit time. In the case of the start bit, the bit is assumed to be 0 if at least two of the samples
      at RT3, RT5, and RT7 are 0 even if one or all of the samples taken at RT8, RT9, and RT10 are 1s. If any
      sample in any bit time (including the start and stop bits) in a character frame fails to agree with the logic
      level for that bit, the noise ag (NF) will be set when the received character is transferred to the receive
      data buffer.
      The falling edge detection logic continuously looks for falling edges, and if an edge is detected, the sample
      clock is resynchronized to bit times. This improves the reliability of the receiver in the presence of noise
      or mismatched baud rates. It does not improve worst case analysis because some characters do not have
      any extra falling edges anywhere in the character frame.
      In the case of a framing error, provided the received character was not a break character, the sampling logic
      that searches for a falling edge is lled with three logic 1 samples so that a new start bit can be detected
      almost immediately.
      In the case of a framing error, the receiver is inhibited from receiving any new characters until the framing
      error ag is cleared. The receive shift register continues to function, but a complete character cannot
      transfer to the receive data buffer if FE is still set.
      12.3.3.2
      Receiver Wakeup Operation
      Receiver wakeup is a hardware mechanism that allows an SCI receiver to ignore the characters in a
      message that is intended for a different SCI receiver. In such a system, all receivers evaluate the rst
      character(s) of each message, and as soon as they determine the message is intended for a different
      receiver, they write logic 1 to the receiver wake up (RWU) control bit in SCI1C2. When RWU = 1, it
      inhibits setting of the status ags associated with the receiver, thus eliminating the software overhead for
      handling the unimportant message characters. At the end of a message, or at the beginning of the next
      message, all receivers automatically force RWU to 0 so all receivers wake up in time to look at the rst
      character(s) of the next message.
      相關(guān)PDF資料
      PDF描述
      MC9S08RE16FG 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
      MC9S08RD32DW 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO28
      MC9S08RE8CFJ 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
      MC9S08RE32CFG 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
      MC9S08RE8PE 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP28
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      MC9S08RD8FJE 功能描述:IC MCU 8BIT 8K FLASH 32-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:S08 標(biāo)準(zhǔn)包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:8KB(8K x 8) 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
      MC9S08RD8PE 功能描述:IC MCU 8K FLASH 1K RAM 28-DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:S08 標(biāo)準(zhǔn)包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:8KB(8K x 8) 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
      MC9S08RE16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
      MC9S08RE16CDWE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
      MC9S08RE16CFDE 功能描述:IC MCU 16K FLASH 1K RAM 48-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:S08 標(biāo)準(zhǔn)包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:8KB(8K x 8) 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285