
Chapter 5 Port Integration Module (PIM9KT256V1)
MC9S12KT256 Data Sheet, Rev. 1.16
210
Freescale Semiconductor
5.3.5.7
Port H Interrupt Enable Register (PIEH)
Read: Anytime. Write: Anytime.
This register disables or enables on a per pin basis the edge sensitive external interrupt associated with
port H.
5.3.5.8
Port H Interrupt Flag Register (PIFH)
Read: Anytime. Write: Anytime.
Each ag is set by an active edge on the associated input pin. This could be a rising or a falling edge based
on the state of the PPSH register. To clear this ag, write “1” to the corresponding bit in the PIFH register.
Writing a “0” has no effect.
Module Base + 0x0026
76543210
R
PIEH7
PIEH6
PIEH5
PIEH4
PIEH3
PIEH2
PIEH1
PIEH0
W
Reset
0
00000
Figure 5-37. Port H Interrupt Enable Register (PIEH)
Table 5-34. PIEH Field Descriptions
Field
Description
7–0
PIEH[7:0]
Interrupt Enable Port H
0 Interrupt is disabled (interrupt ag masked).
1 Interrupt is enabled.
Module Base + 0x0027
76543210
R
PIFH7
PIFH6
PIFH5
PIFH4
PIFH3
PIFH2
PIFH1
PIFH0
W
Reset
0
00000
Figure 5-38. Port H Interrupt Flag Register (PIFH)
Table 5-35. PIFH Field Descriptions
Field
Description
7–0
PIFH[7:0]
Interrupt Flags Port H
0 No active edge pending. Writing a “0” has no effect.
1 Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).
Writing a “1” clears the associated ag.