
Timer Module (TIM16B8CV2) Block Description
S12P-Family Reference Manual, Rev. 1.12
Freescale Semiconductor
479
Read: Anytime but will always return 0x0000 (1 state is transient)
Write: Anytime
14.3.2.3
Output Compare 7 Mask Register (OC7M)
Read: Anytime
Write: Anytime
14.3.2.4
Output Compare 7 Data Register (OC7D)
Table 14-3. CFORC Field Descriptions
Field
Description
7:0
FOC[7:0]
Force Output Compare Action for Channel 7:0 — A write to this register with the corresponding data bit(s) set
causes the action which is programmed for output compare “x” to occur immediately. The action taken is the
same as if a successful comparison had just taken place with the TCx register except the interrupt ag does not
get set.
Note: A successful channel 7 output compare overrides any channel 6:0 compares. If forced output compare on
any channel occurs at the same time as the successful output compare then forced output compare action
will take precedence and interrupt ag won’t get set.
Module Base + 0x0002
76543210
R
OC7M7
OC7M6
OC7M5
OC7M4
OC7M3
OC7M2
OC7M1
OC7M0
W
Reset
00000000
Figure 14-8. Output Compare 7 Mask Register (OC7M)
Table 14-4. OC7M Field Descriptions
Field
Description
7:0
OC7M[7:0]
Output Compare 7 Mask — Setting the OC7Mx (x ranges from 0 to 6) will set the corresponding port to be an
output port when the corresponding TIOSx (x ranges from 0 to 6) bit is set to be an output compare and the
corresponding OCPDx
(x ranges from 0 to 6) bit is set to zero to enable the timer port.
A successful channel 7 output compare overrides any channel 6:0 compares. For each OC7M bit that is set, the
output compare action reects the corresponding OC7D bit.
Module Base + 0x0003
76543210
R
OC7D7
OC7D6
OC7D5
OC7D4
OC7D3
OC7D2
OC7D1
OC7D0
W
Reset
00000000
Figure 14-9. Output Compare 7 Data Register (OC7D)