參數資料
型號: MCF5206EFT54
廠商: Freescale Semiconductor
文件頁數: 7/12頁
文件大?。?/td> 0K
描述: IC MCU 32BIT COLDF 54MHZ 160-QFP
標準包裝: 24
系列: MCF520x
核心處理器: Coldfire V2
芯體尺寸: 32-位
速度: 54MHz
連通性: EBI/EMI,I²C,UART/USART
外圍設備: DMA,WDT
輸入/輸出數: 8
程序存儲器類型: ROMless
RAM 容量: 8K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 160-BQFP
包裝: 托盤
配用: M5206EC3-ND - KIT EVAL FOR MCF5206E W/ETHERNET
4
MCF5206e Integrated ColdFire Microprocessor Product Brief
MOTOROLA
MCF5206e Overview
— Master or slave modes supporting multiple masters
— Automatic interrupt generation with programmable level
System interface
— Glueless bus interface to 8 bit, 16 bit, and 32 bit DRAM, SRAM, ROM, and I/O devices
— Eight programmable chip selects and programmable wait states and port sizes allowing
external bus masters to access chip selects
— Programmable external interrupts
— 8-bit general-purpose I/O interface
— System protection
– 16-bit software watchdog timer with prescaler
– Double bus fault monitor
– Bus timeout monitor
– Spurious interrupt monitor
– Programmable interrupt controller (low interrupt latency, 3 external interrupt inputs, and
programmable interrupt priority and autovector generator)
— IEEE 1149.1 test (JTAG) support
System debug interface
— Real-time trace
— Background debug mode (BDM)
Fully static 3.3-volt operation with 5-volt tolerant inputs
160-pin QFP package; pin-compatible with MCF5206
1.1.2
ColdFire Version 2 Core
The ColdFire processor core consists of two independent, decoupled pipeline structures that maximize
performance while minimizing core size. The instruction fetch pipeline (IFP) is a two-stage pipeline for
prefetching instructions. The prefetched instruction stream is then gated into the two-stage operand
execution pipeline (OEP), which decodes the instruction, fetches the required operands and then executes
the required function. The IFP and OEP pipelines are decoupled by an instruction buffer that serves as a
FIFO queue, the IFP can prefetch instructions in advance of their actual use by the OEP, thereby minimizing
time stalled waiting for instructions. The OEP is implemented in a two-stage pipeline featuring a traditional
RISC datapath with a dual-read-ported register le feeding an arithmetic/logic unit.
1.1.3
Instruction Cache
The instruction cache improves system performance by providing cached instructions to the execution unit
in a single clock. The MCF5206e processor uses a 4-Kbyte, direct-mapped instruction cache to achieve 50
MIPS at 54 MHz. The cache is accessed by physical addresses, where each 16-byte line consists of an
address tag and a valid bit. The instruction cache also includes a bursting interface for 32-bit, 16-bit, and
8-bit port sizes to ll cache lines quickly.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
MC68HC908AP64CFA IC MCU 64K 8MHZ SPI 48-LQFP
VI-J50-IX CONVERTER MOD DC/DC 5V 75W
6278398-1 CONN KIT MT-RJ MM DL AN W/O PINS
MC68HC908AP64CB IC MCU 64K FLASH 8MHZ 42SDIP
MC9S08GT60CFB IC MCU 60K FLASH 20MHZ 44-QFP
相關代理商/技術參數
參數描述
MCF5206EPB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Version 2 core, 32-bit data base
MCF5206EPB/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5206e Integrated ColdFire Microprocessor Product Brief
MCF5206EPD 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Version 2 core, 32-bit data base
MCF5206EUD 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Version 2 core, 32-bit data base
MCF5206EUM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Version 2 core, 32-bit data base