- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69032 > MCM16Y1BACFT16 (MOTOROLA INC) 16-BIT, MROM, MICROCONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM16Y1BACFT16 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| 封裝： | QFP-160 |
| 文件頁數(shù)： | 22/138頁 |
| 文件大?。?/td> | 784K |
| 代理商： | MCM16Y1BACFT16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁
MOTOROLA
MC68HC16Y1
118
MC68HC16Y1TS/D
ASPC — ROM Array Space Field
Because the MC68HC16Y1 operates only in supervisory mode, ASPC determines whether accesses
are restricted solely to program space, or whether accesses are made to both program and data space.
In systems with restricted access levels, ASPC also determines whether accesses are restricted solely
to supervisor space. The reset state of ASPC is user specified. The table below shows ASPC encoding.
WAIT — Wait States Field
WAIT specifies the number of wait states inserted by the MRM during ROM array accesses. It allows
the user to optimize bus speed in a particular application by controlling the number of wait states that
are inserted prior to internal DSACK generation. Each wait state has a duration of one system clock
cycle. This allows a user to transport code from a slower emulation or development system memory to
the ROM array without retiming the system. The reset state of WAIT is user specified. The table below
shows WAIT encoding. A no-wait encoding (%00) corresponds to a three clock-cycle bus. The fast ter-
mination encoding (%11) corresponds to a two clock-cycle bus — microcontroller modules typically re-
spond at this rate, but fast termination can also be used to access fast external memory.
ROMBAH and ROMBAL are used to specify ROM array base address. They can only be written when
STOP = 1 and LOCK = 0. This prevents accidental remapping of the array. Since the states of AD-
DR[23:20] follow the state of ADDR19 in the MC68HC16Y1, addresses in the range $080000 to
$F7FFFF cannot be accessed. Because the 48 Kbyte ROM array in the MC68HC16Y1 must be mapped
to a 64 Kbyte boundary, ROMBAL always contains $0000.
ASPC[1:0]
State Specified
X0
Program and data access
X1
Program access only
WAIT[1:0]
Cycles per Transfer
00
3
01
4
10
5
11
2
ROMBAH — Array Base Address Register High
$YFF824
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
NOT USED
ADDR
23
ADDR
22
ADDR
21
ADDR
20
ADDR
19
ADDR
18
ADDR
17
ADDR
16
RESET:
0
USER SPECIFIED
ROMBAL — Array Base Address Register Low
$YFF826
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET:
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM16Y1BGCFT16 | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| M68HC16Y1CFC | 16-BIT, MROM, MICROCONTROLLER, PQFP16 |
| MCV14AI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14ATI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14AI/P | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM16Z2BCFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC16B1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20B1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
| MCM16Z2BCFC25 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。