參數(shù)資料
型號(hào): MCM63F733ATQ11
廠商: MOTOROLA INC
元件分類: SRAM
英文描述: 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
中文描述: 128K X 32 CACHE SRAM, 11 ns, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 14/16頁(yè)
文件大?。?/td> 234K
代理商: MCM63F733ATQ11
MCM63F733A
14
MOTOROLA FAST SRAM
APPLICATION INFORMATION
SLEEP MODE
A sleep mode feature, the ZZ pin, has been implemented
on the MCM63F733A. It allows the system designer to place
the RAM in the lowest possible power condition by asserting
ZZ. The sleep mode timing diagram shows the different
modes of operation: Normal Operation, No READ/WRITE
Allowed, and Sleep Mode. Each mode has its own set of
constraints and conditions that are allowed.
Normal Operation: All inputs must meet setup and hold
times prior to sleep and tZZREC nanoseconds after re-
covering from sleep. Clock (K) must also meet cycle, high,
and low times during these periods. Two cycles prior to sleep,
initiation of either a read or write operation is not allowed.
No READ/WRITE: During the period of time just prior to
sleep and during recovery from sleep, the assertion of either
ADSC, ADSP, or any write signal is not allowed. If a write
operation occurs during these periods, the memory array
may be corrupted. Validity of data out from the RAM can not
be guaranteed immediately after ZZ is asserted (prior to
being in sleep).
Sleep Mode: The RAM automatically deselects itself. The
RAM disconnects its internal clock buffer. The external clock
may continue to run without impacting the RAMs sleep cur-
rent (IZZ). All inputs are allowed to toggle — the RAM will not
be selected and perform any reads or writes. However, if
inputs toggle, the IZZ (max) specification will not be met.
NON–BURST SYNCHRONOUS OPERATION
Although this BurstRAM has been designed for PowerPC
— and other high end MPU–based systems, these SRAMs
can be used in other high speed L2 cache or memory
applications that do not require the burst address feature.
Most L2 caches designed with a synchronous interface can
make use of the MCM63F733A. The burst counter feature of
the BurstRAM can be disabled, and the SRAM can be con-
figured to act upon a continuous stream of addresses. See
Figure 5.
CONTROL PIN TIE VALUES EXAMPLE
(H
VIH, L
VIL)
Non–Burst
ADSP
ADSC
ADV
SE1
SE2
LBO
Sync Non–Burst,
Pipelined SRAM
H
L
H
L
H
X
NOTE: Although X is specified in the table as a don’t care, the pin
must be tied either high or low.
WRITES
READS
DQ
K
Q(B)
Q(A)
ADDR
A
B
C
D
E
F
G
H
W
Q(D)
Q(C)
D(E)
D(F)
D(G)
D(H)
G
Figure 5. Example Configuration as Non–Burst Synchronous SRAM
SE3
MCM
63F733A
XX
X
X
Motorola Memory Prefix
Part Number
Full Part Numbers — MCM63F733ATQ10
MCM63F733ATQ11
MCM63F733ATQ11R
MCM63F733ATQ10R
Package (TQ = TQFP)
Blank = Trays, R = Tape and Reel
Speed (10 = 10 ns, 11 = 11 ns)
ORDERING INFORMATION
(Order by Full Part Number)
相關(guān)PDF資料
PDF描述
MCM63F733ATQ11R 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F733A 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63L918A 9MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫(xiě)快速靜態(tài)RAM)
MCM63L836A 8MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫(xiě)快速靜態(tài)RAM)
MCM63P631ATQ100 64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM63F733ATQ11R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F737K 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow–Through BurstRAM Synchronous Fast Static RAM
MCM63F737KTQ11 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow–Through BurstRAM Synchronous Fast Static RAM
MCM63F737KTQ11R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow–Through BurstRAM Synchronous Fast Static RAM
MCM63F737KTQ8.5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow–Through BurstRAM Synchronous Fast Static RAM