參數(shù)資料
型號: MCM6728B
廠商: Motorola, Inc.
英文描述: 256K x 4 Bit Fast Static Random Access Memory
中文描述: 256K × 4位快速靜態(tài)隨機(jī)存取存儲器
文件頁數(shù): 3/8頁
文件大?。?/td> 147K
代理商: MCM6728B
MCM6728B
3
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1.0 MHz, dV = 3.0 V, TA = 25
°
C, Periodically Sampled Rather Than 100% Tested)
Parameter
Symbol
Typ
Max
Unit
Address Input Capacitance
Cin
Cin
CI/O
6
pF
Control Pin Input Capacitance
6
pF
Input/Output Capacitance
8
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
2 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
See Figure 1A
READ CYCLE TIMING
(See Notes 1 and 2)
6728B–8
6728B–10
6728B–12
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tELQV
tAXQX
tELQX
tEHQZ
8
10
12
ns
3
Address Access Time
8
10
12
ns
Enable Access Time
8
10
12
ns
Output Hold from Address Change
3
3
3
ns
Enable Low to Output Active
3
3
3
ns
4,5,6
Enable High to Output High–Z
0
4
0
5
0
6
ns
4,5,6
NOTES:
1. W is high for read cycle.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All read cycle timings are referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature, tEHQZ max < tELQX min, for a given device.
5. Transition is measured 200 mV from steady–state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected (E = VIL).
8. Addresses valid prior to or coincident with E going low.
AC TEST LOADS
OUTPUT
Z0 = 50
RL = 50
VL = 1.5 V
Figure 1A
Figure 1B
5 pF
+5 V
OUTPUT
255
480
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time (even though most devices do not
require it). On the other hand, responses from
the memory are specified from the device
point of view. Thus, the access time is shown
as a maximum since the device never pro-
vides data later than that time.
TIMING LIMITS
相關(guān)PDF資料
PDF描述
MCM6728BWJ10R 256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ12 256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ12R 256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ8 256K x 4 Bit Fast Static Random Access Memory
MCM6729CWJ6R 256K x 4 Bit Fast Static Random Access Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM6728BWJ10 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ10R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ12 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ12R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K x 4 Bit Fast Static Random Access Memory
MCM6728BWJ8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K x 4 Bit Fast Static Random Access Memory