PIC16F193X/LF193X
DS41364D-page 46
Preliminary
2009 Microchip Technology Inc.
Bank 5
280h(2)
INDF0
Addressing this location uses contents of FSR0H/FSR0L to address data memory
(not a physical register)
xxxx xxxx xxxx xxxx
281h(2)
INDF1
Addressing this location uses contents of FSR1H/FSR1L to address data memory
(not a physical register)
xxxx xxxx xxxx xxxx
282h(2)
PCL
Program Counter (PC) Least Significant Byte
0000 0000 0000 0000
283h(2)
STATUS
—
—TO
PD
ZDC
C
---1 1000 ---q quuu
284h(2)
FSR0L
Indirect Data Memory Address 0 Low Pointer
0000 0000 uuuu uuuu
285h(2)
FSR0H
Indirect Data Memory Address 0 High Pointer
0000 0000 0000 0000
286h(2)
FSR1L
Indirect Data Memory Address 1 Low Pointer
0000 0000 uuuu uuuu
287h(2)
FSR1H
Indirect Data Memory Address 1 High Pointer
0000 0000 0000 0000
288h(2)
BSR
—
BSR<4:0>
---0 0000 ---0 0000
289h(2)
WREG
Working Register
0000 0000 uuuu uuuu
28Ah(1, 2) PCLATH
—
Write Buffer for the upper 7 bits of the Program Counter
-000 0000 -000 0000
28Bh(2)
INTCON
GIE
PEIE
TMR0IE
INTE
IOCIE
TMR0IF
INTF
IOCIF
0000 000x 0000 000u
28Ch
—
Unimplemented
—
28Dh
—
Unimplemented
—
28Eh
—
Unimplemented
—
28Fh
—
Unimplemented
—
290h
—
Unimplemented
—
291h
CCPR1L
Capture/Compare/PWM Register 1 (LSB)
xxxx xxxx uuuu uuuu
292h
CCPR1H
Capture/Compare/PWM Register 1 (MSB)
xxxx xxxx uuuu uuuu
293h
CCP1CON
P1M<1:0>
DC1B<1:0>
CCP1M<3:0>
0000 0000 0000 0000
294h
PWM1CON
P1RSEN
P1DC<6:0>
0000 0000 0000 0000
295h
CCP1AS
CCP1ASE
CCP1AS<2:0>
PSS1AC<1:0>
PSS1BD<1:0>
0000 0000 0000 0000
296h
PSTR1CON
—
STR1SYNC
STR1D
STR1C
STR1B
STR1A
---0 0001 ---0 0001
297h
—
Unimplemented
—
298h
CCPR2L
Capture/Compare/PWM Register 2 (LSB)
xxxx xxxx uuuu uuuu
299h
CCPR2H
Capture/Compare/PWM Register 2 (MSB)
xxxx xxxx uuuu uuuu
29Ah
CCP2CON
P2M<1:0>
DC2B<1:0>
CCP2M<3:0>
0000 0000 0000 0000
29Bh
PWM2CON
P2RSEN
P2DC<6:0>
0000 0000 0000 0000
29Ch
CCP2AS
CCP2ASE
CCP2AS<2:0>
PSS2AC<1:0>
PSS2BD<1:0>
0000 0000 0000 0000
29Dh
PSTR2CON
—
STR2SYNC
STR2D
STR2C
STR2B
STR2A
---0 0001 ---0 0001
29Eh
CCPTMRS0
C4TSEL1
C4TSEL0
C3TSEL1
C3TSEL0
C2TSEL1
C2TSEL0 C1TSEL1 C1TSEL0 0000 0000 0000 0000
29Fh
CCPTMRS1
—
C5TSEL<1:0>
---- --00 ---- --00
TABLE 3-14:
SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on:
POR, BOR
Value on all
other
Resets
Legend:
x
= unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as ‘0’, r = reserved.
Shaded locations are unimplemented, read as ‘0’.
Note
1:
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are trans-
ferred to the upper byte of the program counter.
2:
These registers can be addressed from any bank.
3:
These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as ‘0’.
4:
The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.