參數(shù)資料
型號(hào): MCP3302T-CI/ST
廠商: Microchip Technology
文件頁數(shù): 9/48頁
文件大?。?/td> 0K
描述: IC ADC 13BIT 2.7V 2CH SPI14TSSOP
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 13
采樣率(每秒): 100k
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 14-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 14-TSSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
其它名稱: MCP3302TCI/ST
2011 Microchip Technology Inc.
DS21697F-page 17
MCP3302/04
5.0
APPLICATIONS INFORMATION
5.1
Conversion Description
The MCP3302/04 A/D converter employ a conven-
tional SAR architecture. With this architecture, the
potential between the IN+ and IN- inputs are
simultaneously sampled and stored with the internal
sample circuits for 1.5 clock cycles (tACQ). Following
this sampling time, the input hold switches of the con-
verter open and the device uses the collected charge to
produce a serial 13-bit binary two’s complement output
code. This conversion process is driven by the external
clock and must include 13 clock cycles, one for each
bit. During this process, the most significant bit (MSB)
is output first. This bit is the sign bit and indicates
whether the IN+ input or the IN- input is at a higher
potential.
FIGURE 5-1:
Simplified Block Diagram.
5.2
Driving the Analog Input
The analog input of the MCP3302/04 is easily driven,
either differentially or single ended. Any signal that is
common to the two input channels will be rejected by
the common mode rejection of the device. During the
charging time of the sample capacitor, a small charging
current will be required. For low-source impedances,
this input can be driven directly. For larger source
impedances, a larger acquisition time will be required,
due to the RC time constant that includes the source
impedance. For the A/D Converter to meet specifica-
tion, the charge holding capacitor (CSAMPLE) must be
given enough time to acquire a 13-bit accurate voltage
level during the 1.5 clock cycle acquisition period.
An analog input model is shown in Figure 5-3. This
model is accurate for an analog input, regardless of
whether it is configured as a single-ended input, or the
IN+ and IN- input in differential mode. In this diagram,
it is shown that the source impedance (RS) adds to the
internal sampling switch (RSS) impedance, directly
affecting the time that is required to charge the capaci-
tor (CSAMPLE). Consequently, a larger source imped-
ance with no additional acquisition time increases the
offset, gain, and integral linearity errors of the conver-
sion. To overcome this, a slower clock speed can be
used to allow for the longer charging time. Figure 5-2
shows the maximum clock speed associated with
source impedances.
FIGURE 5-2:
Maximum Clock Frequency
vs. Source Resistance (RS) to maintain ±1 LSB
INL.
Comp
13-Bit SAR
CDAC
IN+
IN-
Shift
Register
CSAMP
Hold
+
-
Hold
CSAMP
DOUT
0.0
0.5
1.0
1.5
2.0
2.5
100
1000
10000
100000
Source Resistance (ohms)
Maxi
mu
m
C
lo
ck
Fr
eq
ue
ncy
(M
H
z)
相關(guān)PDF資料
PDF描述
MS3101A18-8S CONN RCPT 8POS FREE HNG W/SCKT
VE-BVR-MX-F3 CONVERTER MOD DC/DC 7.5V 75W
MS3100A24-9P CONN RCPT 2POS WALL MNT W/PINS
MCP3302T-CI/SL IC ADC 13BIT 2.7V 2CH SPI 14SOIC
MS27466T9B6P CONN RCPT 6POS WALL MT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP3302TI/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface
MCP3302T-I/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface
MCP3302TI/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface
MCP3302T-I/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface
MCP3302TI/ST 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface