參數(shù)資料
型號: MCP4132-103E/P
廠商: Microchip Technology
文件頁數(shù): 35/59頁
文件大?。?/td> 0K
描述: IC DGTL SNGL 10K SPI 8DIP
標(biāo)準(zhǔn)包裝: 60
接片: 129
電阻(歐姆): 10k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 150 ppm/°C
存儲(chǔ)器類型: 易失
接口: 4 線 SPI(芯片選擇)
電源電壓: 1.8 V ~ 5.5 V
工作溫度: -40°C ~ 125°C
安裝類型: 通孔
封裝/外殼: 8-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 8-PDIP
包裝: 管件
產(chǎn)品目錄頁面: 675 (CN2011-ZH PDF)
Micrel, Inc.
KSZ8051MNL/RNL
July 2010
40
M9999-070910-1.0
Register Description (Continued)
Address
Name
Description
Mode
(1)
Default
Register 18h – Expanded Control
18.15:12
Reserved
RW
0000
18.11
EDPD
Disabled
Energy Detect Power Down mode
1 = Disable
0 = Enable
RW
1
18.10
100Base-TX
Preamble
Restore
1 = Restore received preamble to MII output
(random latency)
0 = Consume 1-byte preamble before sending
frame to MII output for fixed latency
This bit is applicable for KSZ8051MNL only.
RW
0
18.9:7
Reserved
RW
000
18.6
10Base-T
Preamble
Restore
1 = Restore received preamble to MII output
0 = Remove all 7-bytes of preamble before
sending frame (starting with SFD) to MII
output
This bit is applicable for KSZ8051MNL only.
RW
0
18.5:0
Reserved
RW
00_0000
Register 1Bh – Interrupt Control/Status
1b.15
Jabber
Interrupt
Enable
1 = Enable Jabber Interrupt
0 = Disable Jabber Interrupt
RW
0
1b.14
Receive Error
Interrupt
Enable
1 = Enable Receive Error Interrupt
0 = Disable Receive Error Interrupt
RW
0
1b.13
Page Received
Interrupt
Enable
1 = Enable Page Received Interrupt
0 = Disable Page Received Interrupt
RW
0
1b.12
Parallel Detect
Fault Interrupt
Enable
1 = Enable Parallel Detect Fault Interrupt
0 = Disable Parallel Detect Fault Interrupt
RW
0
1b.11
Link Partner
Acknowledge
Interrupt
Enable
1 = Enable Link Partner Acknowledge Interrupt
0 = Disable Link Partner Acknowledge
Interrupt
RW
0
1b.10
Link Down
Interrupt
Enable
1= Enable Link Down Interrupt
0 = Disable Link Down Interrupt
RW
0
1b.9
Remote Fault
Interrupt
Enable
1 = Enable Remote Fault Interrupt
0 = Disable Remote Fault Interrupt
RW
0
1b.8
Link Up
Interrupt
Enable
1 = Enable Link Up Interrupt
0 = Disable Link Up Interrupt
RW
0
1b.7
Jabber
Interrupt
1 = Jabber occurred
0 = Jabber did not occurred
RO/SC
0
1b.6
Receive Error
Interrupt
1 = Receive Error occurred
0 = Receive Error did not occurred
RO/SC
0
相關(guān)PDF資料
PDF描述
VI-2NJ-MY-F3 CONVERTER MOD DC/DC 36V 50W
MCP4131-104E/SN IC POT DGTL SNGL 100K SPI 8SOIC
VI-2NJ-MY-F2 CONVERTER MOD DC/DC 36V 50W
VI-2NJ-MY-F1 CONVERTER MOD DC/DC 36V 50W
VI-2NH-MY-F3 CONVERTER MOD DC/DC 52V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP4132-103I/MF 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory
MCP4132-103I/ML 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory
MCP4132-103I/MS 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory
MCP4132-103I/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory
MCP4132-103I/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory