V
參數資料
型號： MCP4161-503E/SN
廠商： Microchip Technology
文件頁數： 57/88頁
文件大?。?/td> 0K
描述： IC POT DGTL SNGL 50K SPI 8SOIC
標準包裝： 100
系列： WiperLock™
接片： 257
電阻（歐姆）： 50k
電路數： 1
溫度系數： 標準值 150 ppm/°C
存儲器類型： 易失
接口： 3 線 SPI（芯片選擇）
電源電壓： 1.8 V ~ 5.5 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 8-SOIC（0.154"，3.90mm 寬）
供應商設備封裝： 8-SOICN
包裝： 管件
產品目錄頁面： 675 (CN2011-ZH PDF)
MCP414X/416X/424X/426X
DS22059B-page 60
2008 Microchip Technology Inc.
8.2
Techniques to force the CS pin to
VIHH
The circuit in Figure 8-3 shows a method using the
TC1240A doubling charge pump. When the SHDN pin
is high, the TC1240A is off, and the level on the CS pin
is controlled by the PIC microcontrollers (MCUs) IO2
pin.
When the SHDN pin is low, the TC1240A is on and the
VOUT voltage is 2 * VDD. The resistor R1 allows the CS
pin to go higher than the voltage such that the PIC
MCU’s IO2 pin “clamps” at approximately VDD.
FIGURE 8-3:
Using the TC1240A to
generate the VIHH voltage.
The circuit in Figure 8-4 shows the method used on the
MCP402X Non-volatile Digital Potentiometer Evalua-
tion Board (Part Number: MCP402XEV). This method
requires that the system voltage be approximately 5V.
This ensures that when the PIC10F206 enters a
brown-out condition, there is an insufficient voltage
level on the CS pin to change the stored value of the
wiper. The MCP402X Non-volatile Digital Potentiome-
ter Evaluation Board User’s Guide (DS51546) contains
a complete schematic.
GP0 is a general purpose I/O pin, while GP2 can either
be a general purpose I/O pin or it can output the internal
clock.
For the serial commands, configure the GP2 pin as an
input (high impedance). The output state of the GP0 pin
will determine the voltage on the CS pin (VIL or VIH).
For high-voltage serial commands, force the GP0
output pin to output a high level (VOH) and configure the
GP2 pin to output the internal clock. This will form a
charge pump and increase the voltage on the CS pin
(when the system voltage is approximately 5V).
FIGURE 8-4:
MCP4XXX Non-volatile
Digital Potentiometer Evaluation Board
(MCP402XEV) implementation to generate the
VIHH voltage.
8.3
Using Shutdown Modes
Figure 8-5 shows a possible application circuit where
the
independent
terminals
could
be
used.
Disconnecting the wiper allows the transistor input to
be taken to the Bias voltage level (disconnecting A and
or B may be desired to reduce system current).
Disconnecting Terminal A modifies the transistor input
by the RBW rheostat value to the Common B.
Disconnecting Terminal B modifies the transistor input
by the RAW rheostat value to the Common A. The
Common A and Common B connections could be
connected to VDD and VSS.
FIGURE 8-5:
Example Application Circuit
using Terminal Disconnects.
CS
PIC MCU
MCP402X
R1
IO1
IO2
C2
TC1240A
VIN
SHDN
C+
C-
VOUT
C1
CS
PIC10F206
MCP4XXX
R1
GP0
GP2
C2
C1
Balance
Bias
W
B
Input
To base
of Transistor
(or Amplifier)
A
Common B
Common A
相關PDF資料
PDF描述
VI-BNM-MY-F2 CONVERTER MOD DC/DC 10V 50W
VI-BNN-IU-F3 CONVERTER MOD DC/DC 18.5V 200W
VE-21H-MX-B1 CONVERTER MOD DC/DC 52V 75W
VI-BNM-MY-F1 CONVERTER MOD DC/DC 10V 50W
VI-BNN-IU-F2 CONVERTER MOD DC/DC 18.5V 200W
相關代理商/技術參數
參數描述
MCP4161-503I/MF 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4161-503I/ML 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4161-503I/MS 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4161-503I/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4161-503I/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*