- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9321 > MCP4441-103E/ST (Microchip Technology)IC DGTL POT 129TAPS QUAD 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | MCP4441-103E/ST |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 73/100頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 129TAPS QUAD 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 接片： | 129 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 150 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
MCP444X/446X
DS22265A-page 74
2010 Microchip Technology Inc.
8.2
Using Shutdown Modes
Figure 8-3 shows a possible application circuit where
the
independent
terminals
could
be
used.
Disconnecting the wiper allows the transistor input to
be taken to the Bias voltage level (disconnecting A and
or B may be desired to reduce system current).
Disconnecting Terminal A modifies the transistor input
by the RBW rheostat value to the Common B.
Disconnecting Terminal B modifies the transistor input
by the RAW rheostat value to the Common A. The
Common A and Common B connections could be
connected to VDD and VSS.
FIGURE 8-3:
Example Application Circuit
using Terminal Disconnects.
8.3
Software Reset Sequence
At times, it may become necessary to perform a
Software Reset Sequence to ensure the MCP44XX
device is in a correct and known I2C Interface state.
This technique only resets the I2C state machine.
This is useful if the MCP44XX device powers up in an
incorrect state (due to excessive bus noise, etc), or if
the Master Device is reset during communication.
Figure 8-4 shows the communication sequence to
software reset the device.
FIGURE 8-4:
Software Reset Sequence
Format.
The 1st Start bit will cause the device to reset from a
state in which it is expecting to receive data from the
Master Device. In this mode, the device is monitoring
the data bus in Receive mode and can detect the Start
bit forces an internal Reset.
The nine bits of ‘1’ are used to force a Reset of those
devices that could not be reset by the previous Start bit.
This occurs only if the MCP44XX is driving an A bit on
the I2C bus, or is in output mode (from a Read
command) and is driving a data bit of ‘0’ onto the I2C
bus. In both of these cases, the previous Start bit could
not be generated due to the MCP44XX holding the bus
low. By sending out nine ‘1’ bits, it is ensured that the
device will see a A bit (the Master Device does not drive
the I2C bus low to acknowledge the data sent by the
MCP44XX), which also forces the MCP44XX to reset.
The 2nd Start bit is sent to address the rare possibility
of an erroneous write. This could occur if the Master
Device was reset while sending a Write command to
the MCP44XX, AND then as the Master Device returns
to normal operation and issues a Start condition while
the MCP44XX is issuing an Acknowledge. In this case,
if the 2nd Start bit is not sent (and the Stop bit was sent)
the MCP44XX could initiate a write cycle.
The Stop bit terminates the current I2C bus activity. The
MCP44XX waits to detect the next Start condition.
This sequence does not effect any other I2C devices
which may be on the bus, as they should disregard this
as an invalid command.
Balance
Bias
W
B
Input
To base
of Transistor
(or Amplifier)
A
Common B
Common A
Note:
This technique is documented in AN1028.
Note:
The potential for this erroneous write
ONLY occurs if the Master Device is reset
while sending a Write command to the
MCP44XX.
S
‘1’ ‘1’ ‘1’ ‘1’ ‘1’ ‘1’ ‘1’ ‘1’
S
P
Start
bit
Nine bits of ‘1’
Start bit
Stop bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNL-MY-F3 | CONVERTER MOD DC/DC 28V 50W |
| VE-21H-MW | CONVERTER MOD DC/DC 52V 100W |
| VI-BNL-MY-F2 | CONVERTER MOD DC/DC 28V 50W |
| VI-BNN-IU-F1 | CONVERTER MOD DC/DC 18.5V 200W |
| VE-21F-MX-B1 | CONVERTER MOD DC/DC 72V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4441-104E/ML | 功能描述:數(shù)字電位計 IC 100k I2C Quad Ch 7bt Nonvolatile Memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| MCP4441-104E/ML | 制造商:Microchip Technology Inc 功能描述:; End To End Resistance:100kohm; Track T 制造商:Microchip Technology Inc 功能描述:IC, DIG POT, 100kohm, 129STEPS, QUAD, QFN-20 |
| MCP4441-104E/ST | 功能描述:數(shù)字電位計 IC 100k I2C Quad Ch 7bt Nonvolatile Memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| MCP4441-104E/ST | 制造商:Microchip Technology Inc 功能描述:; End To End Resistance:100kohm; Track T 制造商:Microchip Technology Inc 功能描述:IC, DIG POT, 100kohm, 129STEPS, QUAD, TSSOP-20 |
| MCP4441-502E/ML | 功能描述:數(shù)字電位計 IC 5k I2C Quad Ch 7bit Nonvolatile Memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。