- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9325 > MCP4442-104E/ST (Microchip Technology)IC DGTL POT 129TAPS 100K 14TSSOP PDF資料下載
參數(shù)資料
| 型號： | MCP4442-104E/ST |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 51/100頁 |
| 文件大小： | 0K |
| 描述： | IC DGTL POT 129TAPS 100K 14TSSOP |
| 標準包裝： | 96 |
| 接片： | 129 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標準值 150 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
MCP444X/446X
DS22265A-page 54
2010 Microchip Technology Inc.
6.2
I2C Operation
The MCP44XX’s I2C module is compatible with the
Philips I2C specification. The following lists some of the
modules features:
7-bit slave addressing
Supports three clock rate modes:
- Standard mode, clock rates up to 100 kHz
- Fast mode, clock rates up to 400 kHz
- High-speed mode (HS mode), clock rates up
to 3.4 MHz
Support Multi-Master Applications
General call addressing
Internal weak pull-ups on interface signals
The I2C 10-bit addressing mode is not supported.
The Philips I2C specification only defines the field
types, field lengths, timings, etc. of a frame. The frame
content defines the behavior of the device. The frame
content for the MCP44XX is defined in Section 7.0.
6.2.1
I2C BIT STATES AND SEQUENCE
clock is generated by the master. The following defini-
tions are used for the bit states:
Start bit (S)
Data bit
Acknowledge (A) bit (driven low) /
No Acknowledge (A) bit (not driven low)
Repeated Start bit (Sr)
Stop bit (P)
6.2.1.1
Start Bit
The Start bit (see Figure 6-2) indicates the beginning of
a data transfer sequence. The Start bit is defined as the
SDA signal falling when the SCL signal is “High”.
FIGURE 6-2:
Start Bit.
6.2.1.2
Data Bit
The SDA signal may change state while the SCL signal
is Low. While the SCL signal is High, the SDA signal
MUST be stable (see Figure 6-5).
FIGURE 6-3:
Data Bit.
6.2.1.3
Acknowledge (A) Bit
The A bit (see Figure 6-4) is typically a response from
the receiving device to the transmitting device.
Depending on the context of the transfer sequence, the
A bit may indicate different things. Typically the Slave
device will supply an A response after the Start bit and
8 “data” bits have been received. an A bit has the SDA
signal low.
FIGURE 6-4:
Acknowledge Waveform.
Not A (A) Response
The A bit has the SDA signal high. Table 6-1 shows
some of the conditions where the Slave Device will
issue a Not A (A).
If an error condition occurs (such as an A instead of A),
then an START bit must be issued to reset the
command state machine.
TABLE 6-1:
MCP45XX/MCP46XX A / A
RESPONSES
SDA
SCL
S
1st Bit
2nd Bit
SDA
SCL
Data Bit
1st Bit
2nd Bit
Event
Acknowledge
Bit
Response
Comment
General Call
A
Only if GCEN bit is
set
Slave Address
valid
A
Slave Address
not valid
A
Device Mem-
ory Address
and specified
command
(AD3:AD0 and
C1:C0) are an
invalid combi-
nation
A
After device has
received address
and command
Communica-
tion during
EEPROM write
cycle
A
After device has
received address
and command,
and valid condi-
tions for EEPROM
write
Bus Collision
N.A.
I2C Module
Resets, or a “Don’t
Care” if the colli-
sion occurs on the
Master’s “Start bit”
A
8
D0
9
SDA
SCL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP4241T-502E/ML | IC DGTL POT 5K 2CH 16QFN |
| DS1744WP-120 | IC RTC RAM Y2K 3.3V 120NS 34-PCM |
| DS1744P-70 | IC RTC RAM Y2K 5V 70NS 34-PCM |
| VE-BNV-IU-F3 | CONVERTER MOD DC/DC 5.8V 200W |
| MCP41100T-I/SN | IC POT DIGITL 100K 1CH SPI 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4442-503E/ST | 功能描述:數(shù)字電位計 IC 50k I2C Quad Ch 7bit Nonvolatile Memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| MCP4442-503E/ST | 制造商:Microchip Technology Inc 功能描述:; End To End Resistance:50kohm; Track Ta 制造商:Microchip Technology Inc 功能描述:IC, DIG POT, 50kohm, 129STEPS, QUAD, TSSOP-14 |
| MCP4442T-103E/ST | 功能描述:數(shù)字電位計 IC 10k I2C Qd Ch 7bit Nonvolatile memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| MCP4442T-104E/ST | 功能描述:數(shù)字電位計 IC 100k I2C Qd Ch 7bit Nonvolatile memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| MCP4442T-502E/ST | 功能描述:數(shù)字電位計 IC 5k I2C Qd Ch 7bit Nonvolatile memory RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。