- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9040 > MCP4812-E/P (Microchip Technology)DAC 10BIT DUAL SPI/VREF 8PDIP PDF資料下載
參數(shù)資料
| 型號： | MCP4812-E/P |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 13/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAC 10BIT DUAL SPI/VREF 8PDIP |
| 標準包裝： | 60 |
| 設置時間： | 4.5µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | * |
| 產品目錄頁面： | 673 (CN2011-ZH PDF) |
MCP795W1X/MCP795W2X
DS22280C-page 30
Preliminary
2011-2012 Microchip Technology Inc.
9.1.2
CLOCKOUT FUNCTION
The MCP795W20 features a push-pull pin CLKOUT
that can supply a digital signal based on a division of
the main 32.768 kHz clock. If this function is not used
the pin may be directly controlled using the OUT bit
in the Control register (0x08). In VBAT mode,
CLKOUT is logic low. In VDD POR condition, the
CLKOUT is tri-stated.
9.1.3
WATCHDOG TIMER
The on-board Watchdog Timer is configured by
loading the register at address 0x0A. The WDT is not
available when the MCP795WXX is operating from the
VBAT supply. When in this condition, the WDT is
disabled by the hardware and must be re-enabled
when VCC is restored. The output of the WDT is based
on the un-calibrated 32.768 kHz oscillator.
Description of WDT Bits:
Bit 7 is a read/write bit that is set and cleared by
software. This bit is set to enable the WDT
function and cleared to disable the function. A
VCC power fail will cause this bit to be cleared and
not re-enabled when VCC is restored.
Bit 6 is a read/write bit that is set in hardware
when the WDT times out and the WDO pin is
asserted. This bit must be cleared in software to
restart the WDT.
Bit 5 is a read/write bit and is set to enable a 64-
second delay before the WDT starts to count. If
this bit is set and the WDTIF bit is cleared then
there will be a 64-second delay before the WDT
starts to count. This bit should be set before the
WDTEN bit is set.
Bit 4 is a read/write bit that is used to select the
pulse width on the WDO pin when the WDT times
out.
- 0 – 122 us Pulse
- 1 – 125 ms Pulse
Bits <3:0> are read/write bits that are used to set
the WDT time-out period as below (all times are
based off the uncalibrated crystal reference). Bit 3
should be cleared and is reserved for future use:
- 000 – 977 us
- 001– 15.6 ms
- 010 – 62.5 ms
- 011 – 125 ms
- 100 – 1s
- 101 – 16s
- 110 – 32s
- 111 – 64s
To reset the WDT the CLRWDT instruction must be
issued over the SPI interface, as shown in Figure 9-7.
If the WDT is not cleared with the CLRWDT command
before time-out then the WDO pin will assert and the
WDTIF bit will be set. The WDTIF bit must be cleared
by software to restart the WDT.
9.1.4
EVENT DETECTION
The on-chip event detection consists of two separate
detection circuits.
The high-speed circuit is designed to operate with a
digital signal from the output of an external signal
conditioning circuit. The input is edge triggered, and
will generate an interrupt when the correct number of
events has occurred.
The low-speed circuit is designed to operate directly
with mechanical switches and support built-in switch
debounce.
Registers associated with the event detection module:
EVHIF – When the configured number of high
speed events has occurred the IRQ pin is
asserted and the EVHIF bit is set. This bit must be
cleared by software to reset the module and clear
the IRQ pin.
EVLIF – When an event occurs on the low-speed
pin this IRQ pin is asserted and the EVLIF bit is
set. This bit must be cleared by software to reset
the module and clear the IRQ pin.
EVEN<1:0> – These two bits determine what
combination of the high and low-speed modules
are enabled.
- 00 – Both modules are off
- 01 – Only low-speed module enabled
- 10 – Only high-speed module disabled
- 11 – Both modules are enabled
EVWDT – setting this bit overrides any setting for
the High-Speed Event Detection and allows the
EVHS pin to clear the Watchdog Timer. This is
edge triggered. Either H-L or L-H transition will
clear the WDT.
EVLDB – This is the low-speed event debounce
setting. Depending on the state of this bit the low-
speed pin will have to remain at the same state for
the following periods to be considered valid.
- 0 – 31.25 ms
- 1 – 500 ms
相關PDF資料 |
PDF描述 |
|---|---|
| MCP4812-E/SN | DAC 10BIT DUAL SPI/VREF 8SOIC |
| MS3450W24-10SW | CONN RCPT 7POS WALL MNT W/SCKT |
| VE-24N-MY-F2 | CONVERTER MOD DC/DC 18.5V 50W |
| VE-JW4-MZ-F3 | CONVERTER MOD DC/DC 48V 25W |
| VE-J2Z-MZ-F1 | CONVERTER MOD DC/DC 2V 10W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4812T-E/MS | 功能描述:數(shù)模轉換器- DAC Dual 10bit DAC w/SPI interface intnl Vref RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MCP4821-E/MC | 功能描述:數(shù)模轉換器- DAC Sngl 12bit DAC w/SPI interface intnl Vref RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MCP4821-E/MS | 功能描述:數(shù)模轉換器- DAC Single 12-bit DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MCP4821-E/MS | 制造商:Microchip Technology Inc 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
| MCP4821-E/P | 功能描述:數(shù)模轉換器- DAC Single 12-bit DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。