- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5637 > MCP6V26T-E/MNY (Microchip Technology)IC OPAMP AUTO-ZERO SGL 8TDFN PDF資料下載
參數(shù)資料
| 型號： | MCP6V26T-E/MNY |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 16/50頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP AUTO-ZERO SGL 8TDFN |
| 標準包裝： | 3,300 |
| 放大器類型： | 自動調(diào)零 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 1 V/µs |
| 增益帶寬積： | 2MHz |
| 電流 - 輸入偏壓： | 7pA |
| 電壓 - 輸入偏移： | 2µV |
| 電流 - 電源： | 620µA |
| 電流 - 輸出 / 通道： | 22mA |
| 電壓 - 電源，單路/雙路(±)： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 8-TDFN（2x3） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
2011 Microchip Technology Inc.
DS25007B-page 23
MCP6V26/7/8
4.2
Other Functional Blocks
4.2.1
RAIL-TO-RAIL INPUTS
The input stage of the MCP6V26/7/8 op amps use two
differential CMOS input stages in parallel. One
operates at low common mode input voltage (VCM,
which is approximately equal to VIN+ and VIN– in
normal operation) and the other at high VCM. With this
topology, the input operates with VCM up to VDD +0.2V,
The input offset voltage (VOS) is measured at
VCM =VSS – 0.15V and VDD + 0.2V to ensure proper
operation.
The transition between the input stages occurs when
the best distortion and gain linearity, with non-inverting
gains, avoid this region of operation.
4.2.1.1
Phase Reversal
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply
voltages.
Figure 2-43 shows
an
input voltage
exceeding both supplies with no phase inversion.
4.2.1.2
Input Voltage Limits
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the voltages at
the input pins (see Section 1.1, Absolute Maximum
Ratings ). This requirement is independent of the
current limits discussed later on.
The ESD protection on the inputs can be depicted as
shown in Figure 4-4. This structure was chosen to
protect the input transistors against many (but not all)
over-voltage conditions, and to minimize input bias
current (IB).
FIGURE 4-4:
Simplified Analog Input ESD
Structures.
The input ESD diodes clamp the inputs when they try
to go more than one diode drop below VSS. They also
clamp any voltages that are well above VDD; their
breakdown voltage is high enough to allow normal
operation, but not low enough to protect against slow
over-voltage (beyond VDD) events. Very fast ESD
events (that meet the spec) are limited so that damage
does not occur.
In some applications, it may be necessary to prevent
excessive voltages from reaching the op amp inputs;
Figure 4-5 shows one approach to protecting these
inputs. D1 and D2 may be small signal silicon diodes,
Schottky diodes for lower clamping voltages or diode-
connected FETs for low leakage.
FIGURE 4-5:
Protecting the Analog Inputs
Against High Voltages.
4.2.1.3
Input Current Limits
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
into the input pins (see Section 1.1, Absolute
This
requirement
is
independent of the voltage limits previously discussed.
Figure 4-6 shows one approach to protecting these
inputs. The resistors R1 and R2 limit the possible
current in or out of the input pins (and into D1 and D2).
The diode currents will dump onto VDD.
FIGURE 4-6:
Protecting the Analog Inputs
Against High Currents.
Bond
Pad
Bond
Pad
Bond
Pad
VDD
VIN+
VSS
Input
Stage
Bond
Pad
VIN–
V1
VDD
D1
VOUT
V2
D2
U1
MCP6V2X
V1
R1
VDD
D1
min(R1,R2)>
VSS –min(V1,V2)
2mA
VOUT
V2
R2
D2
min(R1,R2)>
max(V1,V2)– VDD
2mA
U1
MCP6V2X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CA3054MZ96 | IC OP AMP 2X DIFF 14-SOIC |
| 77311-162-20LF | BERGSTIK |
| MCP632-E/MF | IC OPAMP R-R 24MHZ DUAL 8DFN |
| 77313-120-20LF | BERGSTIK |
| 2560-6003UG | CONN HEADER 60POS STR GOLD T/ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP6V27-E/MD | 功能描述:運算放大器 - 運放 620 uA, 2 MHz Auto-Zeroed Op Amps RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V27-E/MD | 制造商:Microchip Technology Inc 功能描述:; Peak Reflow Compatible (260 C):Yes; Le |
| MCP6V27-E/MS | 功能描述:運算放大器 - 運放 620 uA, 2 MHz Auto-Zeroed Op Amps RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V27-E/MS | 制造商:Microchip Technology Inc 功能描述:; Peak Reflow Compatible (260 C):Yes; Le 制造商:Microchip Technology Inc 功能描述:IC, OP-AMP |
| MCP6V27-E/SN | 功能描述:運算放大器 - 運放 620 uA, 2 MHz Auto-Zeroed Op Amps RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。