- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377963 > MD51V65805 (OKI SEMICONDUCTOR CO., LTD.) 8M×8 Dynamic RAM(8M×8動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MD51V65805 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 8M×8 Dynamic RAM(8M×8動態(tài)RAM) |
| 中文描述： | 8米× 8動態(tài)RAM（8米× 8動態(tài)內(nèi)存） |
| 文件頁數(shù)： | 8/15頁 |
| 文件大?。?/td> | 638K |
| 代理商： | MD51V65805 |
8/15
Semiconductor
MD51V65805
Notes:
1. A start-up delay of 200
μ
s is required after power-up, followed by a minimum of eight
initialization cycles (
RAS
-only refresh or
CAS
before
RAS
refresh) before proper device
operation is achieved.
2. The AC characteristics assume t
T
= 2 ns.
3. V
IH
(Min.) and V
IL
(Max.) are reference levels for measuring input timing signals.
Transition times (t
T
) are measured between V
IH
and V
IL
.
4. This parameter is measured with a load circuit equivalent to 1 TTL load and 100 pF.
The output timing reference levels are V
OH
= 2.0 V and V
OL
= 0.8 V.
5. Operation within the t
RCD
(Max.) limit ensures that t
RAC
(Max.) can be met.
t
RCD
(Max.) is specified as a reference point only. If t
RCD
is greater than the specified
t
RCD
(Max.) limit, then the access time is controlled by t
CAC
.
6. Operation within the t
RAD
(Max.) limit ensures that t
RAC
(Max.) can be met.
t
RAD
(Max.) is specified as a reference point only. If t
RAD
is greater than the specified
t
RAD
(Max.) limit, then the access time is controlled by t
AA
.
7. t
CEZ
(Max.), t
REZ
(Max.), t
WEZ
(Max.) and t
OEZ
(Max.) define the time at which the
output achieves the open circuit condition and are not referenced to output voltage
levels.
8. t
CEZ
and t
REZ
must be satisfied for open circuit condition.
9. t
RCH
or t
RRH
must be satisfied for a read cycle.
10. t
WCS
, t
CWD
, t
RWD
, t
AWD
and t
CPWD
are not restrictive operating parameters. They are
included in the data sheet as electrical characteristics only. If t
WCS
≥
t
WCS
(Min.), then
the cycle is an early write cycle and the data out will remain open circuit (high
impedance) throughout the entire cycle. If t
CWD
≥
t
CWD
(Min.) , t
RWD
≥
t
RWD
(Min.),
t
AWD
≥
t
AWD
(Min.) and t
CPWD
≥
t
CPWD
(Min.), then the cycle is a read modify write
cycle and data out will contain data read from the selected cell; if neither of the above
sets of conditions is satisfied, then the condition of the data out (at access time) is
indeterminate.
11. These parameters are referenced to the
CAS
leading edge in an early write cycle, and
to the
WE
leading edge in an
OE
control write cycle, or a read modify write cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDU-2 | Multiple Digital Delay Units |
| MDU-2-10 | Multiple Digital Delay Units |
| MDU-2-100 | Multiple Digital Delay Units |
| MDU-2-125 | Multiple Digital Delay Units |
| MDU-2-15 | Multiple Digital Delay Units |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD5-2445 | 制造商:JAMECO RELIAPRO 功能描述:DC MOTOR , 12VDC , 8750MA |
| MD-529 | 制造商:Distributed By MCM 功能描述:Back Of Neck Lightweight Headphones |
| MD53-06E12-37P-2 | 制造商:MICRODOT 功能描述: |
| MD53-06E15-31P-1 | 制造商:MICRODOT 功能描述: |
| MD537BS | 制造商:POP 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。