參數(shù)資料
型號: MD83C154DTXXX-25/883
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
封裝: 0.600 INCH, CERAMIC, DIP-40
文件頁數(shù): 107/109頁
文件大?。?/td> 10824K
代理商: MD83C154DTXXX-25/883
809
32117D–AVR-01/12
AT32UC3C
Figure 30-4. IISC Clocks Generation
30.6.7
Mono
When the Transmit Mono (TXMONO) in the Mode Register is set, data written to the left channel
is duplicated to the right output channel. In TDM mode with more than two channels, numbered
from 0, data written to the even-numbered channels is duplicated to the following odd-numbered
channel.
When the Receive Mono (RXMONO) in the Mode Register is set, data received from the left
channel is duplicated to the right channel. In TDM mode with more than two channels, num-
bered from 0, data received from the even-numbered channels is duplicated to the following
odd-numbered channel.
30.6.8
Holding Registers
The IISC user interface includes a Receive Holding Register (RHR) and a Transmit Holding
Register (THR). RHR and THR are used to access audio samples for all audio channels.
When a new data word is available in the RHR register, the Receive Ready bit (RXRDY) in the
Status Register (SR) is set. Reading the RHR register will clear this bit.
A receive overrun condition occurs if a new data word becomes available before the previous
data word has been read from the RHR register. Then, the Receive Overrun bit in the Status
Register will be set and bit i of the RXORCH field in the Status Register is set, where i is the cur-
rent receive channel number.
When the THR register is empty, the Transmit Ready bit (TXRDY) in the Status Register (SR) is
set. Writing into the THR register will clear this bit.
A transmit underrun condition occurs if a new data word needs to be transmitted before it has
been written to the THR register. Then, the Transmit Underrun bit in the Status Register will be
MR.MODE = SLAVE
Clock
divider
MR.DATALENGTH
GCLK_IISC
Clock
enable
Clock
divider
CR.CKEN/CKDIS
MR.IMCKMODE
MR.DATALENGTH
MR.IMCKFS
MR.IMCKMODE
1
0
IMCK pin output
Clock
enable
CR.CKEN/CKDIS
Internal
bit clock
ISCK pin input
1
0
ISCK pin output
Internal
word clock
IWS pin input
1
0
IWS pin output
相關(guān)PDF資料
PDF描述
MR80C32-30SCD 8-BIT, 30 MHz, MICROCONTROLLER, CQCC44
MC80C52XXX-36/883D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
MQ80C52EXXX-16/883:RD 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MC80C52EXXX-12SB 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
MQ83C154XXX-12/883D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MD83C154-L16 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MD83C154T-12 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MD83C154T-16 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MD83C154T-20 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MD83C154T-25 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller