參數(shù)資料
型號: MF0128M-04AAxx
廠商: Mitsubishi Electric Corporation
英文描述: GT 13C 13#16 SKT PLUG
中文描述: 16位產(chǎn)品數(shù)據(jù)總線CF卡
文件頁數(shù): 3/32頁
文件大?。?/td> 211K
代理商: MF0128M-04AAXX
MITSUBISHI STORAGE CARD
Preliminary
CompactFlash CARDS
MITSUBISHI
ELECTRIC
3 Oct.
1999. Rev. 0.2
Signal Description
Signal Name
I/O
I
Pin No.
Description
Address bus[A10-A0]
8, 10, 11, 12,
14, 15, 16, 17,
18, 19, 20
31, 30, 29, 28,
27, 49, 48, 47,
6, 5, 4, 3, 2,
23, 22, 21
7, 32
Signals A10-A0 are address bus. A0 is invalid in
word mode. A10 is the MSB and A0 is the LSB.
Data bus[D15-D0]
I/O
Signals D15-D0 are data bus. D0 is the LSB of the
Even Byte of the Word. D8 is the LSB of the Odd Byte
of the Word.
Card Enable[CE1#, CE2#]
(PC Card Memory Mode)
Card Enable[CE1#, CE2#]
(PC Card I/O Mode)
Chip Select[CS0#, CS1#]
(True IDE Interface)
I
CE1# and CE2# are low active card select signals.
In True IDE Interface, CS0# is used to select the
Command Block Registers. CS1# is used to select
the Control Block Registers.
OE# is used to gate Attribute and Common Memory
Read data from the Card.
OE# is used to gate Attribute Memory Read data
from the Card.
To enable True IDE Interface, this input should be
grounded by the host.
WE# is used for strobing Attribute and Common
Memory Write data into the Card.
WE# is used for strobing Attribute Memory Write
data into the Card.
This input should be connected Vcc by the host.
Output Enable[OE#]
(PC Card Memory Mode)
Output Enable[OE#]
(PC Card I/O Mode)
ATA SEL#
(True IDE Interface)
Write Enable[WE#]
(PC Card Memory Mode)
Write Enable[WE#]
(PC Card I/O Mode)
Write Enable[WE#]
(True IDE Interface)
I/O Read[IORD#]
(PC Card I/O Mode)
I/O Read[IORD#]
(True IDE Interface)
I/O Write[IOWR#]
(PC Card I/O Mode)
I/O Write[IOWR#]
(True IDE Interface)
Ready[READY]
(PC Card Memory Mode)
IREQ#
(PC Card I/O Mode)
I
9
I
36
I
34
IORD# is used to read data from the Card’s I/O
space.
I
35
IOWR# is used to write data to the Card’s I/O space.
O
37
READY signal is set high when the Card is ready to
accept a new data transfer operation.
This signal of low level is indicates that the card is
requesting software service to host, and high level
indicates that the card is not requesting.
This signal is active high interrupt request to the
host.
CD1# and CD2# provided for proper detection of
Card insertion.
This signal is held low because this card does not
have a write protect switch.
This output signal is asserted when the I/O port
address is capable of 16-bit access.
INTRQ
(True IDE Interface)
Card Detection[CD1#, CD2#]
O
26, 25
Write Protect[WP]
(PC Card Memory Mode)
IOIS16#
(PC Card I/O Mode)
IOCS16#
(True IDE Interface)
O
24
相關(guān)PDF資料
PDF描述
MF0128M-04BAxx 8/16-bit Data Bus CompactFlash Card
MF0032M-11ATXX 8/16-bit Data Bus Flash ATA PC Card
MF0064M-11ATxx 8/16-bit Data Bus Flash ATA PC Card
MF0128M-11ATxx 8/16-bit Data Bus Flash ATA PC Card
MF0192M-11ATxx 8/16-bit Data Bus Flash ATA PC Card
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MF0128M-04BAXX 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8/16-bit Data Bus CompactFlash Card
MF0128M-05AAXX 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8/16-bit Data Bus CompactFlash Card
MF0128M-07ATXX 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8/16-bit Data Bus Flash ATA PC Card
MF0128M-07BTXX 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8/16-bit Data Bus Flash ATA PC Card
MF0128M-11ATXX 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8/16-bit Data Bus Flash ATA PC Card