- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377966 > MG63P (OKI SEMICONDUCTOR CO., LTD.) 0.25レm Embedded DRAM/ Customer Structured Arrays PDF資料下載
參數(shù)資料
| 型號： | MG63P |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 0.25レm Embedded DRAM/ Customer Structured Arrays |
| 中文描述： | 0.25レ米嵌入式DRAM /客戶結構數(shù)組 |
| 文件頁數(shù)： | 16/22頁 |
| 文件大?。?/td> | 267K |
| 代理商： | MG63P |
I
MG63P/64P/65P
I
––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
14
Oki Semiconductor
Automatic Test Pattern Generation
Oki’s 0.25μm ASIC technologies support ATPG using full scan-path design techniques, including the fol-
lowing:
Increases fault coverage
≥
95%
Uses Synopsys Test Compiler
Automatically inserts scan structures
Connects scan chains
Traces and reports scan chains
Checks for rule violations
Generates complete fault reports
Allows multiple scan chains
Supports vector compaction
ATPG methodology is described in detail in Oki’s
0.25μm Scan Path Application Note
.
Floorplanning Design Flow
Oki offers two floorplanning tools for high-density ASIC design: Cadence DP3, and Gambit GFP. The
two main purposes for Oki’s floorplanning tools are to:
Ensure conformance of critical circuit performance specifications
Shorten overall design TAT
In a traditional design approach with synthesis tools, timing violations after prelayout simulation are
fixed by manual editing of the netlist. This process is difficult and time consuming. Also, there is no
physical cluster information provided in the synthesis tool, and so it is difficult to synthesize logic using
predicted interconnection delay due to wire length. Synthesis tools may therefore create over-optimized
results.
To minimize these problems, Synopsys proposed a methodology called, “Links to Layout (LTL)”. Based
on this methodology, Oki developed an interface between Oki’s Floorplanner and the Synopsys environ-
ment, called Link Synopsys to Floorplanner (LSF). As not every Synopsys user has access to the Synopsys
Floorplan Management tool, Oki had developed the LSF system to support both users who can access
Synopsys Floorplan Management and users who do not have access to Synopsys Floorplan Manage-
ment.
Scan Data In
Scan Select
D
C
SD
SS
Q
QN
D
C
SD
SS
A
B
Combinational Logic
FD1AS
FD1AS
Scan Data Out
Q
QN
Figure 14. Full Scan Path Configuration
相關PDF資料 |
PDF描述 |
|---|---|
| MG64P | 0.25レm Embedded DRAM/ Customer Structured Arrays |
| MG65P | 0.25レm Embedded DRAM/ Customer Structured Arrays |
| MIC2593 | Dual-Slot PCI Hot Plug Controller |
| MIC2593-2BTQ | Dual-Slot PCI Hot Plug Controller |
| MIC2593-5BTQ | Dual-Slot PCI Hot Plug Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MG640795 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| MG64P | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:0.25レm Embedded DRAM/ Customer Structured Arrays |
| MG65 | 制造商:RIEDON 制造商全稱:Riedon Powertron 功能描述:Film Resistors |
| MG650 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Precision High Voltage Resistors |
| MG6500-74 UV/VIS | 制造商:3M Electronic Products Division 功能描述:62648250256 制造商:3M Electronic Products Division 功能描述:3M(TM) SCOTCH-WELD(TM) MEDICAL GRADE LIGHT CURE ADHESIVE MG6500-74 UV/VIS, 1 LIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。