- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359164 > MGCM02KG (Zarlink Semiconductor Inc.) TDMA/AMPS IF and Baseband Interface PDF資料下載
參數(shù)資料
| 型號： | MGCM02KG |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | TDMA/AMPS IF and Baseband Interface |
| 中文描述： | 時分多址/ AMPS二元IF和基帶接口 |
| 文件頁數(shù)： | 16/21頁 |
| 文件大小： | 529K |
| 代理商： | MGCM02KG |
MGCM0
2
Data Sheet
16
Synthesisers
The receive and transmit synthesisers are a similar
design and use identical programming. Each
synthesiser includes a dual modulus (N,N+1)
prescaler followed by 'A and M' counters giving a
total divide ratio of MN + A.
M is a 11 bit number
A is a 7 bit number
N is the prescaler modulus - this can also be
programmed.
The value of A must be less than N
The A and M values are combined to give the RXDIV,
TXDIV values in Words 1 and 2.
Receive Synthesiser
M value is programmed in Word 1Bits 20:10
A value is programmed in Word 1 Bits 9:3
The reference divider REFRX, a 15 bit number, is
programmed in Word 3 bits 17:3
The dual modulus prescaler is programmed by
RPR<2:0> - Word 5 Bits 14:12
Transmit Synthesiser
M value is programmed in Word 2 Bits 20:10
A value is programmed in Word 2 Bits 9:3
The reference divider REFTX, a 15 bit number, is
programmed in Word 4 bits 17:3
The dual modulus prescaler is programmed by
TPR<2:0> - Word 5 Bits 17:15
Synthesiser Control
The transmit and receive synthesiser control
programming is independent but has the same
format.
Charge Pump Current
Four charge pump currents for each synthesiser can
be programmed using RCP,TCP<1:0>. Word 5 bits
7:6 and bits 9:8. This allows additional
fl
exibility
when optimising loop
fi
lters and overall synthesiser
performance.
Charge Pump Output control
The charge pump can be inverted using RPP -Word
5 Bit 20 for the receive synthesiser and TPP - Word 4
Bit 18 for the transmit synthesiser.
The charge pump outputs can also be put into a high
impedance inactive state using RTC,TTC - word 5
Bits 11,10. This can be used to minimise settling time
when the synthesiser is idle for short periods
RPR <2:0>
Prescaler Ratio
0
X
X
8/9
1
0
0
16/17
1
0
1
32/33
1
1
0
64/65
1
1
1
128/129
TPR <2:0>
Prescaler Ratio
0
X
X
8/9
1
0
0
16/17
1
0
1
32/33
1
1
0
64/65
1
1
1
128/129
RCP, TCP <1:0>
Current (
μ
A)
0
0
496
0
1
176
1
0
96
1
1
16
RPP, TPP
Mode
0
Normal
1
Inverted
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MGCT04LH1S | Transmit Circuit for TDMA/AMPS and CDMA/AMPS |
| MGCT04LH1T | Transmit Circuit for TDMA/AMPS and CDMA/AMPS |
| MGCT04 | Transmit Circuit for TDMA/AMPS and CDMA/AMPS |
| MGCT04KG | Transmit Circuit for TDMA/AMPS and CDMA/AMPS |
| MGD2388 | Optoelectronic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MGCOV | 功能描述:繼電器插座與硬件 RELAY COVER RoHS:否 制造商:TE Connectivity / Schrack 附件類型:Socket 相關(guān)繼電器系列:RP, RT, RY 端接類型:PCB 極數(shù):1 |
| MGCR01 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Dual Mode IF Receiver for TDMA/AMPS and CDMA/AMPS |
| MGCR01KG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Dual Mode IF Receiver for TDMA/AMPS and CDMA/AMPS |
| MGCR01QP1S | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Dual Mode IF Receiver for TDMA/AMPS and CDMA/AMPS |
| MGCR01QP1T | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Dual Mode IF Receiver for TDMA/AMPS and CDMA/AMPS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。