- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383599 > MH16D64AKQC-10 (Mitsubishi Electric Corporation) JT 55C 55#20 PIN PLUG PDF資料下載
參數(shù)資料
| 型號： | MH16D64AKQC-10 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | JT 55C 55#20 PIN PLUG |
| 中文描述： | 1073741824位（16,777,216字64位），雙數(shù)據(jù)速率同步DRAM模塊 |
| 文件頁數(shù)： | 1/37頁 |
| 文件大?。?/td> | 329K |
| 代理商： | MH16D64AKQC-10 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
MH16D64AKQC-75,-10
1,073,741,824-BIT (16,777,216-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0400-0.0
2.Nov.2000
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MITSUBISHI
ELECTRIC
1
DESCRIPTION
APPLICATION
Main memory unit for Note PC, Mobile etc.
FEATURES
Type name
133MHz
MH16D64AKQC-10
MH16D64AKQC-75
-
Utilizes industry standard 8M X 16 DDR Synchronous DRAMs
in TSOP package , industry standard EEPROM(SPD) in
TSSOP package
-
Vdd=Vddq=2.5v±0.2V
- Double data rate architecture; two data transfers per
clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received
with data
- Differential clock inputs (CLK and /CLK)
- data and data mask referenced to both edges of DQS
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Auto precharge / All bank precharge controlled by A10
- 4096 refresh cycles /64ms
- Auto refresh and Self refresh
- Row address A0-11 / Column address A0-8
- SSTL_2 Interface
- Module 2bank Configration
- Burst Type - sequential/interleave(programmable)
- Commands entered on each positive CLK edge
Max.
Frequency
100MHz
The MH16D64AKQC is 16777216 - word x 64-bit Double
Data Rate(DDR) Synchronous DRAM mounted module.
This consists of 8 industry standard 8M x 16 DDR
Synchronous DRAMs in TSOP with SSTL_2 interface which
achieves very high speed data rate up to 133MHz.
This socket-type memory module is suitable for main
memory in computer systems and easy to interchange or
add modules.
CLK
Access Time
[component level]
+ 0.75ns
+ 0.8ns
(Front)
(Back)
1
2
199
200
PCB Outline
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH16D64AKQC-75 | Circular Connector; No. of Contacts:21; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No |
| MH16M40AJD-6 | FAST PAGE MODE ( 16,777,216-WORD BY 40-BIT ) DYNAMIC RAM |
| MH16V644AWJ-5 | FAST PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V644AWJ-6 | FAST PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V64AWJ-5 | FAST PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH16D64AKQC-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,073,741,824-BIT (16,777,216-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module |
| MH16D72AKLB-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,207.959,552-BIT (16,777,216-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH16D72AKLB-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,207.959,552-BIT (16,777,216-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH16FAD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH16FAD-R | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。