參數(shù)資料
型號(hào)： MH16S72AMA-10
廠商： Mitsubishi Electric Corporation
英文描述： 1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM
中文描述： 1207959552位（16777216 - Word的72位）SynchronousDRAM
文件頁(yè)數(shù)： 4/52頁(yè)
文件大?。?/td> 1045K
代理商： MH16S72AMA-10
MH16S72AMA -8,-10,-12
1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM
MITSUBISHI LSIs
( 4
MITSUBISHI
ELECTRIC
5. Mar.1997
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0128-0.0
Serial Presence Detect Table I
Byte
0
1
2
3
4
5
6
7
8
9
Function described
SPD enrty data
128
256 Bytes
SDRAM
A0-A11
A0-A9
1BANK
x72
0
LVTTL
8ns
10ns
12ns
6ns
8ns
8ns
SPD DATA(hex)
80
08
04
0C
0A
01
48
00
01
80
A0
C0
60
80
80
02
80
04
04
01
0F
04
06
01
01
00
06
D0
E0
F0
70
80
90
00
00
00
00
00
00
18
1E
1E
10
14
18
Defines # bytes written into serial memory at module mfgr
Total # bytes of SPD memory device
Fundamental memory type
# Row Addresses on this assembly
# Column Addresses on this assembly
# Module Banks on this assembly
Data Width of this assembly...
... Data Width continuation
Voltage interface standard of this assembly
SDRAM Cycletime at Max. Supported CAS Latency (CL). -8
Cycle time for CL=3
-10
-12
-8
-10
-12
10
SDRAM Access from Clock
tAC for CL=3
11
12
13
14
15
16
17
18
19
20
21
22
23
DIMM Configuration type (Non-parity,Parity,ECC)
Refresh Rate/Type
SDRAM width,Primary DRAM
Error Checking SDRAM data width
ECC
self refresh(15.625uS)
x4
x4
1
1/2/4/8
4bank
CL=2/3
0
0
Minimum Clock Delay,Back to Back Random Column Addresses
Burst Lengths Supported
# Banks on Each SDRAM device
CAS# Latency
CS# Latency
Write Latency
SDRAM Module Attributes
SDRAM Device Attributes:General
SDRAM Cycle time(2nd highest CAS latency)
Cycle time for CL=2
non-buffered,non-registered
Precharge All,Auto precharge
13ns
14ns
15ns
7ns
8ns
9ns
N/A
N/A
N/A
N/A
N/A
N/A
24ns
30ns
30ns
16ns
20ns
24ns
-8
-10
-12
-8
-10
-12
-8
-10
-12
-8
-10
-12
-8
-10
-12
-8
-10
-12
24
SDRAM Access form Clock(2nd highest CAS latency)
tAC for CL=2
25
SDRAM Cycle time(3rd highest CAS latency)
Cycle time for CL=
26
SDRAM Access form Clock(3rd highest CAS latency)
tAC for CL=
27
Precharge to Active Minimum
28
Row Active to Row Active Min.
相關(guān)PDF資料
PDF描述
MH16S72AMA-12 JT 22C 22#22D PIN WALL RECP
MH16S72AMA-8 Circular Connector; No. of Contacts:3; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:12-3 RoHS Compliant: No
MH16S72DDFA-7 1,207,959,552-BIT ( 16,777,216-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH16S72DDFA-8 1,207,959,552-BIT ( 16,777,216-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH16S72VJB-6 1,207,959,552-BIT ( 16,777,216-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH16S72AMA-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM
MH16S72AMA-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM
MH16S72APHB-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,207,959,552-BIT (16,777,216 - WORD BY 72-BIT)Synchronous DRAM
MH16S72APHB-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,207,959,552-BIT (16,777,216 - WORD BY 72-BIT)Synchronous DRAM
MH16S72APHB-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,207,959,552-BIT (16,777,216 - WORD BY 72-BIT)Synchronous DRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*