- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383600 > MH1S64CWXTJ-1539 (Mitsubishi Electric Corporation) 67108864-BIT (1048576-WORD BY 64-BIT)SynchronousDRAM PDF資料下載
參數資料
| 型號： | MH1S64CWXTJ-1539 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 67108864-BIT (1048576-WORD BY 64-BIT)SynchronousDRAM |
| 中文描述： | 67108864位（1048576字，64位）SynchronousDRAM |
| 文件頁數： | 15/45頁 |
| 文件大?。?/td> | 683K |
| 代理商： | MH1S64CWXTJ-1539 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
MH1S64CWXTJ-12,-15,-1539
67108864-BIT (1048576-WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( / 45 )
15
MITSUBISHI
ELECTRIC
Oct.28.1996
Some contents are subject to change without notice.
MIT-DS-0064-0.2
Bank Activation and Precharge All (BL=4, CL=3)
CK
Command
A0-9
A10
BA
DQ
ACT
Xa
Xa
0
READ
Y
0
0
Qa0
Qa1
Qa2
Qa3
ACT
Xb
Xb
1
PRE
tRRD
tRCD
1
ACT
Xb
Xb
1
Precharge all
tRAS
tRP
OPERATION DESCRIPTION
BANK ACTIVATE
The SDRAM has two independent banks. Each bank is activated by the ACT command with
the bank address(BA). A row is indicated by the row address A10-0. The minimum activation
interval between one bank and the other bank is tRRD.
PRECHARGE
The PRE command deactivates indicated by BA. When both banks are active, the precharge
all command(PREA,PRE + A10=H) is available to deactivate them at the same time. After tRP
from the precharge, an ACT command can be issued.
READ
After tRCD from the bank activation, a READ command can be issued. 1st output date is
available after the /CAS Latency from the READ, followed by (BL-1) consecutive date when
the Burst Length is BL. The start address is specified by A7-0, and the address sequence of
burst data is defined by the Burst Type. A READ command may be applied to any active bank,
so the row precharge time(tRP) can be hidden behind continuous output data(in case of BL=8)
by interleaving the dual banks. When A10 is high at a READ command, the
auto-precharge(READA) is performed. Any command (READ, WRITE, PRE, ACT) to the
same bank is inhibited till the internal precharge is complete. The internal precharge start
timing depends on /CAD Latency. The next ACT command can be issued after tRP from the
internal precharge timing.
相關PDF資料 |
PDF描述 |
|---|---|
| MH1S72CPG-10 | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM |
| MH1S72CPG-12 | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM |
| MH1S72CPG-15 | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM |
| MH2S64CZTJ-12 | Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:15; Connector Shell Size:14; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:14-15 |
| MH2S64CWZTJ-12 | Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:15; Connector Shell Size:14; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Socket |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MH1S72CPG-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM |
| MH1S72CPG-12 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM |
| MH1S72CPG-15 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM |
| MH1UB | 制造商:ROEBUCK 功能描述:ROEBUCK TOGGLE CLAMP MH1UB |
| MH1V36CAM-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FAST PAGE MODE 37748736-BIT ( 1048576-WORD BY 36-BIT ) DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。