- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371108 > MH8S64AQFC-7 (Mitsubishi Electric Corporation) 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM PDF資料下載
參數(shù)資料
| 型號： | MH8S64AQFC-7 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| 中文描述： | 536870912位（8,388,608 -文字，64位）SynchronousDRAM |
| 文件頁數(shù)： | 21/55頁 |
| 文件大?。?/td> | 588K |
| 代理商： | MH8S64AQFC-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
MH8S64PHC -7,-8,-10
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( / 55 )
21
MITSUBISHI
ELECTRIC
9/ Dec. /1998
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0282-0.0
[ BURST WRITE ]
A burst write operation is enabled by setting A9=0 at MRS.A burst write stats in
the same cycle as a write command set.(The latency of data input is 0.) The
burst length can be set to 1,2,4,8,and full-page,like burst read operations.
[ SINGLE WRITE ]
A single write operation is enabled by setting A9=1 at MRS.In a single write
operation,data is written only to the column address specified by the write
command set cycle without regard to the burst length setting.(The latency of data
input is 0.)
DQ
Command
Address
CK
ACT
X
Y
DQ
READ
tRCD
DQ
DQ
DQ
Q0
Q1
Q2
Q3
Q5
Q6
Q4
Q7
Q8
Q0
Q1
Q2
Q3
Q5
Q6
Q4
Q7
Q0
Q1
Q2
Q3
Q0
Q1
Q0
Qm
Q0
Q1
BL=1
BL=2
BL=4
BL=8
BL=FP
Full Page counter rolls over
and continues to count.
m=511
Command
Address
CK
ACT
X
Y
READ
DQ
Q0
tRCD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH8S64AQFC-7L | 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64AQFC-8 | 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64AQFC-8L | 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64PHC-10 | 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64BBKG-10L | 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH8S64AQFC-7L | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64AQFC-8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64AQFC-8L | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64BALD-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM |
| MH8S64BALD-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT ( 8,388,608-WORD BY 64-BIT ) Synchronous DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。