參數(shù)資料
型號: MH8S64AQFC-7L
廠商: Mitsubishi Electric Corporation
英文描述: 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM
中文描述: 536870912位(8,388,608 -文字,64位)SynchronousDRAM
文件頁數(shù): 30/55頁
文件大?。?/td> 588K
代理商: MH8S64AQFC-7L
MH8S64PHC -7,-8,-10
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( 30
MITSUBISHI
ELECTRIC
9/ Dec. /1998
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0282-0.0
DQM CONTROL
DQMB0-7 is a dual function signal defined as the data mask for writes and the output
disable for reads. During writes, DQMB0-7 masks input data word by word. DQMB0-7
to write mask latency is 0.
During reads, DQMB0-7 forces output to Hi-Z word by word. DQMB0-7 to output Hi-Z
latency is 2.
DQM Function
CK
Command
DQ
Write
D0
D2
D3
DQMB0-7
READ
Q0
Q1
Q3
masked by DQM=H
disabled by DQM=H
相關PDF資料
PDF描述
MH8S64AQFC-8 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64AQFC-8L 536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64PHC-10 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BBKG-10L 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BBKG-7 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
相關代理商/技術參數(shù)
參數(shù)描述
MH8S64AQFC-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64AQFC-8L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT (8,388,608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BALD-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BALD-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536,870,912-BIT ( 8,388,608-WORD BY 64-BIT ) Synchronous DYNAMIC RAM
MH8S64BALD-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM