- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371109 > MH8S72DALD-7 (Mitsubishi Electric Corporation) 603979776-BIT (8388608 - WORD BY 72-BIT)Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | MH8S72DALD-7 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 603979776-BIT (8388608 - WORD BY 72-BIT)Synchronous DRAM |
| 中文描述： | 603979776位（8388608 - Word的72位）同步DRAM |
| 文件頁數(shù)： | 4/56頁 |
| 文件大小： | 732K |
| 代理商： | MH8S72DALD-7 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MITSUBISHI
ELECTRIC
603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH8S72BAFD -7, -8
MITSUBISHI LSIs
Serial Presence Detect Table
Preliminary
Spec.
1/ Dec./1998
MIT-DS-0273-0.2
Byte
Function described
SPD enrty data
SPD DATA(hex)
0
Defines # bytes written into serial memory at module mfgr
128
80
1
Total # bytes of SPD memory device
256 Bytes
08
2
Fundamental memory type
SDRAM
04
3
# Row Addresses on this assembly
A0-A11
0C
4
# Column Addresses on this assembly
A0-A8
09
5
# Module Banks on this assembly
1BANK
01
6
Data Width of this assembly...
x72
48
7
... Data Width continuation
0
00
8
Voltage interface standard of this assembly
LVTTL
01
9
SDRAM Cycletime at Max. Supported CAS Latency (CL).
Cycle time for CL=3
-8
10ns
A0
10
SDRAM Access from Clock
tAC for CL=3
-8
6ns
60
11
DIMM Configuration type (Non-parity,Parity,ECC)
ECC
02
12
13
Refresh Rate/Type
SDRAM width,Primary DRAM
self refresh(15.625uS)
x8
80
08
14
Error Checking SDRAM data width
Minimum Clock Delay,Back to Back Random Column Addresses
x8
1
08
01
15
16
17
Burst Lengths Supported
# Banks on Each SDRAM device
1/2/4/8/FP
4bank
8F
04
18
CAS# Latency
19
20
CS# Latency
Write Latency
0
0
01
01
21
SDRAM Module Attributes
Registered and Buffered
1B
22
SDRAM Device Attributes:General
Precharge All,Auto precharge,sw/br
0E
23
SDRAM Cycle time(2nd highest CAS latency)
Cycle time for CL=2
-8
-7
13ns
6ns
D0
60
24
SDRAM Access form Clock(2nd highest CAS latency)
tAC for CL=2
-8
-7
7ns
N/A
70
00
25
SDRAM Cycle time(3rd highest CAS latency)
Cycle time for CL=
-8
N/A
00
26
SDRAM Access form Clock(3rd highest CAS latency)
tAC for CL=
-8
N/A
00
4
CL=2/3
06
-7
-7
-7
10ns
A0
-7
N/A
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH8S72DALD-8 | 603979776-BIT (8388608 - WORD BY 72-BIT)Synchronous DRAM |
| MH8S72DBFD-7 | 603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM |
| MH8S72DBFD-8 | 603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM |
| MH8V6445BWZJ-5 | Sealing Boot; For Use With:Toggle Switches |
| MH8V6445BWZJ-6 | MINIATURE TOGGLE TYPE SNAPSEELS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH8S72DALD-8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:603979776-BIT (8388608 - WORD BY 72-BIT)Synchronous DRAM |
| MH8S72DBFD-7 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM |
| MH8S72DBFD-8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM |
| MH8S72DCFD-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:603,979,776-BIT ( 8,388,608-WORD BY 72-BIT ) Synchronous DYNAMIC RAM |
| MH8S72PHC-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:603979776-BIT (8388608 - WORD BY 72-BIT)SynchronousDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。