參數(shù)資料
型號(hào): MH8V724AWZJ-5
廠商: Mitsubishi Electric Corporation
英文描述: FAST PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
中文描述: 快速頁面模式603979776 -位(8388608 - Word的72 -位)動(dòng)態(tài)隨機(jī)存儲(chǔ)器
文件頁數(shù): 9/20頁
文件大?。?/td> 175K
代理商: MH8V724AWZJ-5
MITSUBISHI LSIs
MH8V724AWZJ -5, -6
Preliminary Spec.
Specifications subject to
change without notice.
MITSUBISHI
ELECTRIC
( / 20 )
9
27/Feb./1997
FAST PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
MIT-DS-0094-0.5
Fast Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 24)
Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective Fast page mode cycle.
26: tCP(max) is specified as a reference point only. If tCP
tCP(max),access time is controlled exclusively by tCAC.
Limits
Parameter
Symbol
Min
40
75
Max
(Note25)
(Note26)
15
51200
/CAS before /RAS Refresh Cycle (Note 27)
Limits
Parameter
Symbol
Unit
Min
10
10
Max
Note 27: Eight or more /CAS before /RAS cycles instead of eight /RAS cycles are necessary for proper operation of /CAS before /RAS refresh
-6
-6
Unit
ns
ns
ns
ns
ns
ns
tPC
tPRWC
tRAS
tCP
tCPRH
tCPWD
Fast page mode read/write cycle time
Fast page mode read write/read modify write cycle time
/RAS low pulse width for read write cycle
/CAS high pulse width
/RAS hold time after /CAS precharge
Delay time, /CAS precharge to W low
35
35
100
10
(Note23)
ns
ns
ns
ns
tCSR
tCHR
tRSR
tRHR
/CAS setup time before /RAS low
/CAS hold time after /RAS low
Read setup time before /RAS low
Read hold time after /RAS low
10
10
Min
35
70
Max
10
51200
-5
30
30
85
5
Min
Max
-5
5
10
10
10
Read-Write and Read-Modify-Write Cycles
Limits
Parameter
Symbol
Unit
Min
150
95
Max
-6
(Note22)
(Note23)
(Note23)
(Note23)
Read write/read modify write cycle time
/RAS low pulse width
/CAS low pulse width
/CAS hold time after /RAS low
/RAS hold time after /CAS low
Read setup time before /CAS low
Delay time, /CAS low to /W low
Delay time, /RAS low to /W low
Delay time, address to /W low
/CAS hole time after /W low
/RAS hold time after /W low
Write pulse width
Data setup time before /W loe
Data hold time after /W low
tRWC
tRAS
tCAS
tCSH
tRSH
tRCS
tCWD
tRWD
tAWD
tCWL
tRWL
tWP
tDS
tDH
tOEH
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
10000
10000
50
0
30
75
45
15
15
10
0
10
15
50
95
Note 22: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.
23:tWCS, tCWD,tRWD ,tAWD and,tCPWD are specified as reference points only. If tWCS
tWCS(min) the cycle is an early write cycle and the DQ pins will remain
high impedance throughout the entire cycle. If tCWD
tCWD(min), tRWD
tRWD (min), tAWD
tAWD(min) and tCPWD
tCPWD(min) (for Fast page mode cycle only),
the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) is
satisfied,the DQ (at access time and until /CAS or /OE goes back to VIH) is indeterminate.
Min
130
85
Max
-5
10000
10000
50
0
30
65
40
15
15
10
0
10
10
50
85
/OE hold time after /W low
相關(guān)PDF資料
PDF描述
MHPM6B20E60D3 Hybrid Power Module
MHPM6B25N120SS Hybrid Power Module
MHPM6B10N120 Hybrid Power Module
MHPM6B10N120SL Hybrid Power Module
MHPM6B10N120SS Hybrid Power Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH8V724AWZJ-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FAST PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
MH8V725BAZTJ-5 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
MH8V725BAZTJ-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
MH8V72AWZJ-5 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FAST PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
MH8V72AWZJ-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FAST PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM