
Preliminary User’s Manual U17397EJ2V1UD
10
3.3
Instruction Address Addressing ............................................................................................ 66
3.3.1
Relative addressing................................................................................................................... 66
3.3.2
Immediate addressing ............................................................................................................... 67
3.3.3
Table indirect addressing .......................................................................................................... 68
3.3.4
Register addressing .................................................................................................................. 68
3.4
Operand Address Addressing ................................................................................................ 69
3.4.1
Implied addressing .................................................................................................................... 69
3.4.2
Register addressing .................................................................................................................. 70
3.4.3
Direct addressing ...................................................................................................................... 71
3.4.4
Short direct addressing ............................................................................................................. 72
3.4.5
Special function register (SFR) addressing ............................................................................... 73
3.4.6
Register indirect addressing ...................................................................................................... 74
3.4.7
Based addressing...................................................................................................................... 75
3.4.8
Based indexed addressing ........................................................................................................ 76
3.4.9
Stack addressing....................................................................................................................... 77
CHAPTER 4 MEMORY BANK SELECT FUNCTION
(
PD78F0546, 78F0547, AND 78F0547D ONLY) ......................................................... 78
4.1
Memory Bank............................................................................................................................ 78
4.2
Memory Bank Select Register (BANK)................................................................................... 79
4.3
Selecting Memory Bank........................................................................................................... 80
4.3.1
Referencing values between memory banks............................................................................. 80
4.3.2
Branching instruction between memory banks .......................................................................... 82
4.3.3
Subroutine call between memory banks.................................................................................... 84
4.3.4
Instruction branch to bank area by interrupt ..............................................................................86
CHAPTER 5 PORT FUNCTIONS ........................................................................................................... 88
5.1
Port Functions .......................................................................................................................... 88
5.2
Port Configuration ................................................................................................................... 90
5.2.1
Port 0......................................................................................................................................... 91
5.2.2
Port 1......................................................................................................................................... 95
5.2.3
Port 2........................................................................................................................................100
5.2.4
Port 3........................................................................................................................................101
5.2.5
Port 4........................................................................................................................................103
5.2.6
Port 5........................................................................................................................................104
5.2.7
Port 6........................................................................................................................................105
5.2.8
Port 7........................................................................................................................................108
5.2.9
Port 12......................................................................................................................................109
5.2.10
Port 13......................................................................................................................................111
5.2.11
Port 14......................................................................................................................................112
5.3
Registers Controlling Port Function .................................................................................... 116
5.4
Port Function Operations...................................................................................................... 121
5.4.1
Writing to I/O port .....................................................................................................................121
5.4.2
Reading from I/O port...............................................................................................................121
5.4.3
Operations on I/O port..............................................................................................................121
5.5
Settings of Port Mode Register and Output Latch When Using Alternate Function....... 122
CHAPTER 6 CLOCK GENERATOR .................................................................................................... 125