- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69033 > MK2058-01SILFTR (INTEGRATED DEVICE TECHNOLOGY INC) 27 MHz, OTHER CLOCK GENERATOR, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK2058-01SILFTR |
| 廠(chǎng)商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 27 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, SOIC-20 |
| 文件頁(yè)數(shù)： | 1/11頁(yè) |
| 文件大?。?/td> | 254K |
| 代理商： | MK2058-01SILFTR |
DATASHEET
COMMUNICATIONS CLOCK JITTER ATTENUATOR
MK2058-01
IDT COMMUNICATIONS CLOCK JITTER ATTENUATOR
1
MK2058-01
REV G 051310
Description
The MK2058-01 is a VCXO (Voltage Controlled Crystal
Oscillator) based clock jitter attenuator designed for system
clock distribution applications. This monolithic IC, combined
with an external inexpensive quartz crystal, can be used to
replace a more costly hybrid VCXO retiming module. The
device accepts and outputs the same clock frequency in
selectable ranges covering 4 kHz to 27 MHz. A dual input
mux is also provided.
By controlling the VCXO frequency within a phase-locked
loop (PLL), the output clock is phase and frequency locked
to the input clock. Through selection of external loop filter
components, the PLL loop bandwidth and damping factor
can be tailored to meet system clock requirements. A loop
bandwidth down to the Hz range is possible.
Features
Excellent jitter attenuation for telecom clocks
Also serves as a general purpose clock jitter attenuator
for distributed system clocks and recovered data or video
clocks
2:1 Input MUX for input reference clocks
No switching glitches on output
VCXO-based clock generation offers very low jitter and
phase noise generation
Output clock is phase and frequency locked to the
selected input reference clock
Fixed input to output phase relationship
+115ppm minimum crystal frequency pullability range,
using recommended crystal
Industrial temperature range
Low power CMOS technology
20-pin SOIC package
Pb (lead) free package
Single 3.3 V power supply
Block Diagram
Charge
Pump
VCXO
Pullable Crystal
Selectable
Divider
Phase
Detector
ICLK1
Input Clock
ICLK2
Input Clock
ISEL
CLK
X2
X1
ISET
VDD
3
VDD
VIN
CHGP
4
GND
3
SEL2:0
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK2058-01SITR | OTHER CLOCK GENERATOR, PDSO20 |
| MK2059-01SILF | 25.92 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2069-02GITR | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| MK2069-02GI | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| MK20DX256ZVMC10R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK205801SITR | 制造商:Integrated Device Technology Inc 功能描述: |
| MK2058-01SITR | 功能描述:IC VCXO CLK JITTER ATTEN 20-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK2059-01 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:VCXO-Based Frame Clock Frequency Translator |
| MK2059-01SI | 功能描述:IC VCXO CLK JITTER ATTEN 20-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK2059-01SILF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 VCXO-BASED FRAME CLK FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。