參數資料
型號: MK3771-17RTR
廠商: IDT, Integrated Device Technology Inc
文件頁數: 3/9頁
文件大?。?/td> 0K
描述: IC VCXO/PLL CLK SYNTHESZR 28SSOP
產品變化通告: Product Discontinuation 13/May/2009
標準包裝: 2,500
類型: 時鐘/頻率合成器
PLL:
輸入: 晶體
輸出: CMOS
電路數: 1
比率 - 輸入:輸出: 1:8
差分 - 輸入:輸出: 無/無
頻率 - 最大: 108MHz
除法器/乘法器: 無/是
電源電壓: 3.15 V ~ 3.45 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.154",3.90mm 寬)
供應商設備封裝: 28-QSOP
包裝: 帶卷 (TR)
MK3771-17
VCXO AND HDTV SET-TOP CLOCK SOURCE
VCXO AND SYNTHESIZER
IDT VCXO AND HDTV SET-TOP CLOCK SOURCE
3
MK3771-17
REV E 051310
Pin Descriptions
KEY:
I = Input
TI = Tri-level
O = Output
P = Power supply connection
XI, XO= Crystal connections
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
BS0
I
B clock select 0.
2
X2
XO
Crystal connection. Connect to a pullable 13.5 MHz crystal.
3
X1
XI
Crystal connection. Connect to a pullable 13.5 MHz crystal.
4, 5, 7, 8, 22
VDD
P
Connect to +3.3 V.
6
VIN
I
Analog control voltage for VCXO. Pulls outputs ±100 ppm by varying from
0 to 3.3 V.
9
CS
TI
Communications Clock Select. Selects CCLK 1 and 2 per table above.
Internal pull-up.
10, 11, 19,
20, 24
GND
P
Connect to ground.
12
BCLK
O
B clock output. Determined by status of AS2:0 per table above.
13
VS
TI
VCXO Clock Select. Selects frequencies on VCLK1-VCLK4 per table
above.
14
ACLK
O
Audio Clock Output. Determined by status of AS2:0 per table above.
15
CCLK2
O
Communications Clock Output 2. Determined by status of CS per table
above.
16
BS1
TI
B Clock Select 1. Selects BCLK frequency. See table above.
17
CCLK1
O
Communications Clock Output 1. Determined by status of CS per table
above.
18
VCLK3
O
VCXO Clock output 3. Can be either 27 or 13.5 MHz per table above.
21
AS2
I
Audio Clock Select pin 2. Selects Audio clock on pin 14 per table above.
Internal pull-up.
23
VCLK4
O
VCXO Clock output 4. Can be either 27 or 108 MHz per table above.
25
VCLK1
O
VCXO Clock output 1. Always 27 MHz.
26
VCLK2
O
VCXO Clock output 2. Can be either 27 or 54 MHz per table above.
27
AS0
I
Audio Clock Select pin 0. Selects Audio clock on pin 14 per table above.
Internal pull-up.
28
AS1
I
Audio Clock Select pin 1. Selects Audio clock on pin 14 per table above.
Internal pull-up.
相關PDF資料
PDF描述
MK3805RILF IC CLK BUFFER 1:5 100MHZ 20-QSOP
MK3807-01RILF IC CLK BUFF 1:10 100MHZ 20-QSOP
MK5811CMILF IC CLK GENERATOR LOW EMI 8SOIC
MK712RLF IC TOUCH SCREEN CTLR 28-SSOP
MK74CB218BRLFTR IC CLK BUFFER 1:8 200MHZ 28-SSOP
相關代理商/技術參數
參數描述
MK3801N06 制造商:SGS 功能描述:REV H
MK3801N-6 制造商:MOSTEK 功能描述: 制造商:STMicroelectronics 功能描述:
MK3805 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver
MK3805RI 功能描述:IC CLK BUFFER 1:5 100MHZ 20-QSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅動器 系列:- 標準包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復用器 電路數:1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
MK3805RILF 功能描述:時鐘驅動器及分配 BUFFER/CLOCK DRIVER RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel