- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25627 > MK50X256CLK100R (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | MK50X256CLK100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, LQFP-80 |
| 文件頁數(shù)： | 4/72頁 |
| 文件大小： | 1836K |
| 代理商： | MK50X256CLK100R |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Table 1. Voltage and current operating requirements (continued)
Symbol
Description
Min.
Max.
Unit
Notes
IIC
DC injection current — single pin
VIN < VSS
0
–0.2
mA
DC injection current — total MCU limit, includes sum
of all stressed pins
VIN < VSS
0
–5
mA
VRAM
VDD voltage required to retain RAM
1.2
—
V
VRFVBAT
VBAT voltage required to retain the VBAT register file
TBD
—
V
1. All functional non-supply pins are internally clamped to VSS, and induce an injection current when VIN is less than VSS. The
IIC maximum operating requirement should not be exceeded. If this requirement cannot be met, the input must be current
limited to the value specified.
5.1.2 LVD and POR operating requirements
Table 2. VDD supply LVD and POR operating requirements
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
VPOR
Falling VDD POR detect voltage
TBD
1.1
TBD
V
VLVDH
Falling low-voltage detect threshold — high
range (LVDV=01)
TBD
2.56
TBD
V
VLVW1H
VLVW2H
VLVW3H
VLVW4H
Low-voltage warning thresholds — high range
Level 1 falling (LVWV=00)
Level 2 falling (LVWV=01)
Level 3 falling (LVWV=10)
Level 4 falling (LVWV=11)
TBD
2.70
2.80
2.90
3.00
TBD
V
VHYSH
Low-voltage inhibit reset/recover hysteresis —
high range
60
mV
VLVDL
Falling low-voltage detect threshold — low range
(LVDV=00)
TBD
1.60
TBD
V
VLVW1L
VLVW2L
VLVW3L
VLVW4L
Low-voltage warning thresholds — low range
Level 1 falling (LVWV=00)
Level 2 falling (LVWV=01)
Level 3 falling (LVWV=10)
Level 4 falling (LVWV=11)
TBD
1.80
1.90
2.00
2.10
TBD
V
VHYSL
Low-voltage inhibit reset/recover hysteresis —
low range
40
mV
VBG
Bandgap voltage reference
TBD
1.00
TBD
V
tLPO
Internal low power oscillator period
factory trimmed
TBD
1000
TBD
μs
General
K50 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
12
Preliminary
Freescale Semiconductor, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK74CB178R | CB SERIES, LOW SKEW CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| MK74CB218RTR | CB SERIES, LOW SKEW CLOCK DRIVER, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ML65F16244CT | QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML65F16245CR | DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| ML67Q5260-NNNHB | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA63 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK50X256CLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50X256CMB100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50X256CMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK5112F | 制造商:Ohmite Mfg Co 功能描述: |
| MK5145-31A38-EU | 制造商:Honeywell Sensing and Control 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。