參數(shù)資料
型號(hào): MK5811CMILFT
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 4/10頁(yè)
文件大?。?/td> 0K
描述: IC CLK GENERATOR LOW EMI 8SOIC
標(biāo)準(zhǔn)包裝: 2,500
類型: 時(shí)鐘發(fā)生器
PLL:
輸入: 時(shí)鐘,晶體
輸出: LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 32MHz
除法器/乘法器: 無(wú)/是
電源電壓: 3 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SOIC
包裝: 帶卷 (TR)
MK5811C
LOW EMI CLOCK GENERATOR
SSCG
IDT LOW EMI CLOCK GENERATOR
3
MK5811C
REV F 121409
Pin Descriptions
External Components
The MK5811C requires a minimum number of external
components for proper operation.
Decoupling Capacitor
A decoupling capacitor of 0.01F must be connected
between VDD and GND on pins 7 and 2. Connect the
capacitor as close to these pins as possible. For optimum
device performance, mount the decoupling capacitor on the
component side of the PCB. Avoid the use of vias in the
decoupling circuit.
Series Termination Resistor
Use series termination when the PCB trace between the
clock output and the load is over 1 inch. To series terminate
a 50
trace (a commonly used trace impedance), place a
20
resistor in series with the clock line. Place the resistor
as close to the clock output pin as possible. The nominal
impedance of the clock output is 30
.
Tri-level Select Pin Operation
The S1 and S0 select pins are tri-level, meaning that they
have three separate states to make the selections shown in
the table on page 2. To select the M (mid) level, the
connection to these pins must be eliminated by either
floating them originally, or tri-stating the GPIO pins which
drive the select pins.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, observe the following guidelines:
1) Mount the 0.01F decoupling capacitor on the
component side of the board as close to the VDD pin as
possible. No vias should be used between the decoupling
capacitor and VDD pin. The PCB trace to the VDD pin and
the PCB trace to the ground via should be kept as short as
possible.
2) To minimize EMI, place the 20
series-termination
resistor (if needed) close to the clock output.
3) An optimum layout is one with all components on the
same side of the board, thus minimizing vias through other
signal layers. Other signal traces should be routed away
from the MK5811C device. This includes signal traces
located underneath the device, or on layers adjacent to the
ground plane layer used by the device.
Pin
Number
Pin
Name
Pin Type
Pin Description
1
X1/ICLK
Input
Connect to 4-32 MHz crystal or clock.
2
GND
Power
Connect to ground.
3
S1
Input
Function select 1 input. Selects spread amount and direction per table above.
(default-internal mid-level).
4
S0
Input
Function select 0 input. Selects spread amount and direction per table above.
(default-internal mid-level).
5
SSCLK
Output
Clock output with Spread spectrum
6
FRSEL
Input
Function select for input frequency range. Default to mid level “M”.
7
VDD
Power
Connect to +3.3 V.
8
X2
XO
Crystal connection to 4-32 MHz crystal. Leave unconnected for clock
相關(guān)PDF資料
PDF描述
VE-22P-MW-F4 CONVERTER MOD DC/DC 13.8V 100W
MCP4706A0T-E/CH IC DAC 8BIT NV EEP I2C SOT-23-6
VI-BT4-MY-F2 CONVERTER MOD DC/DC 48V 50W
VE-22P-MW-F3 CONVERTER MOD DC/DC 13.8V 100W
M83723/74W22326 CONN RCPT 32POS JAM NUT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK5811CMLF 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 SPREAD SPECTRUM CLOCK SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MK5811CMLFT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 SPREAD SPECTRUM CLOCK SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MK5811G 制造商:Integrated Device Technology Inc 功能描述:8 TSSOP - Bulk
MK5811GLF 制造商:Integrated Device Technology Inc 功能描述:MK5811GLF - Bulk
MK5811GLFTR 制造商:Integrated Device Technology Inc 功能描述:MK5811GLFTR - Tape and Reel