- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359169 > ML2724 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet PDF資料下載
參數(shù)資料
| 型號(hào)： | ML2724 |
| 英文描述： | 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet |
| 中文描述： | 2.4GHz的低IF 1.5Mbps的FSK收發(fā)器最終數(shù)據(jù)表 |
| 文件頁數(shù)： | 16/26頁 |
| 文件大?。?/td> | 864K |
| 代理商： | ML2724 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
ML2724
entered beginning with the MSB (“big-endian”). The word is divided into a leading 14-bit data field followed by a 2-bit
address field. When the address field has been decoded the destination register is loaded on the rising edge of EN.
Providing less than 16 bits of data will result in unpredictable behavior when EN goes high.
Data and clock signals are ignored when EN is high. When EN is low, data on the DATA pin is clocked into a shift
register on the rising edge of the CLK pin. This information is loaded into the target control register when EN goes high.
This serial interface bus is similar to that commonly found on PLL devices. It can be efficiently programmed by either
byte or 16-bit word oriented serial bus hardware. The data latches are implemented in CMOS and use minimal power
when the bus is inactive. Refer to Figure 4 and Table 2: 3-Wire Bus Timing Characteristics for timing and register
programming illustrations.
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
BUS CLOCK (CLK)
t
r
CLK input rise time
15
Ns
t
f
CLK input fall time
15
Ns
t
ck
CLK period
50
Ns
ENABLE (EN)
t
ew
Minimum pulse width
100
Ns
t
l
Delay from last CLK rising edge
15
Ns
t
se
Set up time to ignore next rising CLK
15
Ns
BUS DATA (DATA)
t
s
data to clock set up time
15
Ns
t
h
data to clock hold time
15
Ns
Table 2: 3-Wire Bus Timing Characteristics
t
S
t
R
tF
t
EW
t
t
L
MSB
t
H
CK
CLK
DATA
EN
DATA
ADDRESS
LSB
Figure 4: Serial Bus Timing for Address and Data Programming
DS2724-F-01
FINAL DATASHEET
APRIL 2003
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML2724DH | 2.4GHz Low-IF 1.5Mbps FSK Transceiver Final Datasheet |
| ML4000H | Logic IC |
| ML4001C | Logic IC |
| ML4001D | Logic IC |
| ML4002H | Logic IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML2724_05 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:2.4GHz Low-IF 1.5Mbps FSK Transceiver |
| ML2724DH | 制造商:Micro Linear Corp (RFMD Inc. ) 功能描述:FSK RF Transceiver,Low IF 1.5Mbps,2400 to 2485Mhz,TQFP-32, Tray |
| ML2724DH-T | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:2.4GHz Low-IF 1.5Mbps FSK Transceiver |
| ML2724SK-02 | 制造商:Sirenza Microdevices 功能描述:2.4GHZ STARTER KIT 制造商:Micro Linear Corp (RFMD Inc. ) 功能描述:ML2724 Starter Kit - FSK RF Transceiver,Low IF 1.5Mbps,2400 to 2485Mhz,TQFP-32, Bulk |
| ML2726 | 制造商:SIRENZA 制造商全稱:SIRENZA 功能描述:2.4GHz Low-IF 2.0Mbps FSK Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。