- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67997 > ML67Q4002TC (LAPIS SEMICONDUCTOR CO LTD) 32-BIT, FLASH, 33.333 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | ML67Q4002TC |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 33.333 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 0.50 MM PITCH, PLASTIC, LQFP-144 |
| 文件頁(yè)數(shù)： | 4/25頁(yè) |
| 文件大?。?/td> | 229K |
| 代理商： | ML67Q4002TC |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
FEDL674001-01
OKI Semiconductor
ML674001/67Q4002/67Q4003
11/24
Pin Name
I/O
Description
Primary /
Secondary
Logic
External Bus
XA[23:19]
O
Address bus to external RAM, external ROM, external I/O banks, and
external DRAM. After a reset, these pins are configured for their primary
function (PIOC[6:2]).
Secondary
Positive
XA[18:0]
O
Address bus to external RAM, external ROM, external I/O banks, and
external DRAM.
—
Positive
XD[15:0]
I/O
Data bus to external RAM, external ROM, external I/O banks, and external
DRAM.
—
Positive
External bus control signals (ROM/SRAM/IO)
XROMCS_N
O
ROM bank chip select
—
Negative
XRAMCS_N
O
SRAM bank chip select
—
Negative
XIOCS_N[0]
O
IO chip select 0
—
Negative
XIOCS_N[1]
O
IO chip select 1
—
Negative
XIOCS_N[2]
O
IO chip select 2
—
Negative
XIOCS_N[3]
O
IO chip select 3
—
Negative
XOE_N
O
Output enable/ Read enable
—
Negative
XWE_N
O
Write enable
—
Negative
XBS_N[1:0]
O
Byte select: XBS_N[1] is for MSB, XBS_N[0] is for LSB
—
Negative
XBWE_N[0]
O
LSB Write enable
—
Negative
XBWE_N[1]
O
MSB Write enable
—
Negative
XWR
O
Data transfer direction for external bus, used when connecting to Motorola
I/O devices. This represent the secondary function of pin PIOC[7].
L: read , H: write. Available for I/O bank 0/1.
Secondary
—
XWAIT
I
External I/O bank 0/1, 2/3 WAIT signal.
This input permits access to devices slower than register settings.
Secondary
Positive
External bus control signals (DRAM)
XRAS_N
O
Row address strobe. Used for both EDO DRAM and SDRAM
Secondary
Negative
XCAS_N
O
Column address strobe signal (SDRAM)
Secondary
Negative
XSDCLK
O
SDRAM clock (same frequency as internal HCLK)
Secondary
—
XSDCKE
O
Clock enable (SDRAM)
Secondary
—
XSDCS_N
O
Chip select (SDRAM)
Secondary
Negative
XDQM[1]/XCAS_N[1]
O
Connected to SDRAM: DQM (MSB)
Connected to EDO DRAM: column address strobe signal (MSB)
Secondary
Positive/
Negative
XDQM[0]/XCAS_N[0]
O
Connected to SDRAM: DQM (LSB)
Connected to EDO DRAM: column address strobe signal (LSB)
Secondary
Positive/
Negative
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML69Q6500 | 32-BIT, FLASH, 120 MHz, RISC MICROCONTROLLER, PBGA272 |
| ML696500 | 32-BIT, 120 MHz, RISC MICROCONTROLLER, PBGA272 |
| ML696500 | 32-BIT, 120 MHz, RISC MICROCONTROLLER, PBGA272 |
| ML9041-XXBCVWA | 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175 |
| ML9206-XXGA | 36 X 16 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML67Q4003 | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:32-bit ARM-Based General-Purpose Microcontroller |
| ML67Q4003-1NNNTCZ03A | 制造商:OKI Semiconductor 功能描述:OKIML67Q4003-1NNNTCZ03A 32-bit ARM Micro 制造商:ROHM Semiconductor 功能描述:RHOML67Q4003-1NNNTCZ03A ML67Q4003-1NNNTC |
| ML67Q4003LA | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q4003TC | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q4050-1NNNTCZG3A | 功能描述:ARM微控制器 - MCU 16/32-BIT ARM7TDMI 64KB FLASH 16KB RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。