參數(shù)資料
型號(hào): MM54C08J
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 門電路
英文描述: TTL/H/L SERIES, QUAD 2-INPUT AND GATE, CDIP14
封裝: CERAMIC, DIP-14
文件頁數(shù): 3/4頁
文件大?。?/td> 89K
代理商: MM54C08J
AC Electrical Characteristics
(MM54C08MM74C08) TA e 25 C CL e 50 pF unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Units
tpd0 tpd1
Propagation Delay Time to
VCC e 50V
80
140
ns
Logical ‘‘1’’ or ‘‘0’’
VCC e 10V
40
70
ns
CIN
Input Capacitance
(Note 2)
50
pF
CPD
Power Dissipation Capacitance
(Note 3) Per Gate
14
pF
AC Parameters are guaranteed by DC correlated testing
Note 2
Capacitance is guaranteed by periodic testing
Note 3
CPD determines the no load AC power consumption of any CMOS device For complete explanation see 54C74C Family Characteristics Application
NoteAN-90
Typical Performance Characteristics
Propagation Delay Time vs
Load Capacitance
MM54C08MM74C08
TLF5878 – 2
AC Test Circuit
TLF5878 – 3
Note
Delays measured with input tr tf e 20 ns
Switching Time Waveforms
TLF5878 – 4
3
相關(guān)PDF資料
PDF描述
MM54C107JMIL CMOS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
MM54C76J CMOS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
MM54C73N CMOS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
MM54C76N CMOS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
MM74C73J CMOS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM54C10 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter, Triple 3-Input NAND Gate, Dual 4-Input NAND Gate
MM54C14 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Hex Schmitt Trigger
MM54C150 制造商:NSC 制造商全稱:National Semiconductor 功能描述:16-Line to 1-Line Multiplexer, TRI-STATE16-Line to 1-Line
MM54C150J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:16-Line to 1-Line Multiplexer, TRI-STATE16-Line to 1-Line
MM54C151/M WAF 制造商:Texas Instruments 功能描述: