參數(shù)資料
型號: MPC563MZP66
廠商: Freescale Semiconductor
文件頁數(shù): 1148/1420頁
文件大?。?/td> 0K
描述: IC MCU 512K FLASH 66MHZ 388-BGA
標準包裝: 40
系列: MPC5xx
核心處理器: PowerPC
芯體尺寸: 32-位
速度: 66MHz
連通性: CAN,EBI/EMI,SCI,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 56
程序存儲器容量: 512KB(512K x 8)
程序存儲器類型: 閃存
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 2.5 V ~ 2.7 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 32x10b
振蕩器型: 外部
工作溫度: -40°C ~ 125°C
封裝/外殼: 388-BBGA
包裝: 托盤
配用: MPC564EVB-ND - KIT EVAL FOR MPC561/562/563/564
Modular Input/Output Subsystem (MIOS14)
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor
17-21
Time counter on internal clock with interrupt capability after a pre-determined time
External event counter (pulse accumulator) with overflow and interrupt capability after a
pre-determined number of external events
Usable as a regular free-running up-counter
Capable of driving a dedicated 16-bit counter bus to provide timing information to action
submodules (the value driven is the contents of the 16-bit up-counter register)
Optional signal for counting external events
Optional signal to externally force a load of the modulus counter
17.8.1.1
MMCSM Signal Functions
The MMCSM has two dedicated external signals.
An external modulus load signal (MMCnL) allows the modulus value stored in the modulus latch register
(MMCSMML) to be loaded into the up-counter register (MMCSMCNT) at any time. Both rising and
falling edges of the load signal may be used, according to the EDGEP and EDGEN bit settings in the
MMCSMSCR.
An external event clock signal (MMCnC) can be selected as the clock source for the up-counter register
(MMCSMCNT) by setting the appropriate value in the CLS bit field of the status/control register
(MMCSMSCR). Either rising or falling edge may be used according to the setting of these bits.
When the external clock source is selected, the MMCSM is in the event counter mode. The counter can
simply counts the number of events occurring on the input signal. Alternatively, the MMCSM can be
programmed to generate an interrupt when a predefined number of events have been counted; this is done
by presetting the counter with the two’s complement value of the desired number of events.
17.8.2
MMCSM Prescaler
The built-in prescaler consists of an 8-bit modulus counter, clocked by the MCPSM output. It is loaded
with an 8-bit value every time the counter overflows or whenever the prescaler output is selected as the
clock source. This 8-bit value is stored in the MMCSMSCR[CP]. The prescaler overflow signal is used to
clock the MMCSM up-counter. This allows the MMCSMCNT to be incremented at the MCPSM output
frequency divided by a value between 1 and 256.
17.8.3
Modular I/O Bus (MIOB) Interface
The MMCSM is connected to all the signals in the read/write and control bus, to allow data transfer
from and to the MMCSM registers, and to control the MMCSM in the different possible situations.
The MMCSM drives a dedicated 16-bit counter bus with the value currently in the up-counter
register
The MMCSM uses the request bus to transmit the FLAG line to the interrupt request submodule
(MIRSM). A flag is set when an overflow has occurred in the up-counter register.
相關(guān)PDF資料
PDF描述
MPC555LFCZP40 IC MPU 32BIT 40MHZ 272-PBGA
MPC563MVR56 IC MCU 512K FLASH 56MHZ 388-BGA
MPC563MZP56 IC MCU 512K FLASH 56MHZ 388-BGA
5225396-1 CONN JACK BNC RG-58 DUAL CRIMP
MCF5407AI220 IC MPU 32B 220MHZ COLDF 208-FQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC563MZP66R2 功能描述:32位微控制器 - MCU MPC563 512KFLASH Qorivva RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MPC564 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NEXUS Debugger and Trace for PowerPC
MPC5642A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Qorivva MPC5642A Microcontroller
MPC5643L 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC5643L Microcontroller Data Sheet
MPC5643L_11 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-performance e200z4d dual core