參數(shù)資料
型號: MPC8347ECZQAJD
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 533 MHz, RISC PROCESSOR, PBGA620
封裝: 29 X 29 MM, 2.46 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-620
文件頁數(shù): 7/102頁
文件大?。?/td> 1094K
代理商: MPC8347ECZQAJD
MPC8347E PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 11
12
Freescale Semiconductor
Clock Input Timing
4
Clock Input Timing
This section provides the clock input DC and AC electrical characteristics for the MPC8347E.
4.1
DC Electrical Characteristics
Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8347E.
4.2
AC Electrical Characteristics
The primary clock source for the MPC8347E can be one of two inputs, CLKIN or PCI_CLK, depending
on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input
(CLKIN/PCI_CLK) AC timing specifications for the MPC8347E.
Table 6. CLKIN DC Timing Specifications
Parameter
Condition
Symbol
Min
Max
Unit
Input high voltage
VIH
2.7
OVDD +0.3
V
Input low voltage
VIL
–0.3
0.4
V
CLKIN input current
0 V
≤ VIN ≤ OVDD
IIN
±10
μA
PCI_SYNC_IN input current
0 V
≤ VIN ≤ 0.5 V or
OVDD –0.5 V ≤ VIN ≤ OVDD
IIN
±10
μA
PCI_SYNC_IN input current
0.5 V
≤VIN ≤ OVDD – 0.5 V
IIN
±50
μA
Table 7. CLKIN AC
Timing Specifications
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
CLKIN/PCI_CLK frequency
fCLKIN
——
66
MHz
1, 6
CLKIN/PCI_CLK cycle time
tCLKIN
15
ns
CLKIN/PCI_CLK rise and fall time
tKH, tKL
0.6
1.0
2.3
ns
2
CLKIN/PCI_CLK duty cycle
tKHK/tCLKIN
40
60
%
3
CLKIN/PCI_CLK jitter
±150
ps
4, 5
Notes:
1. Caution: The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating
frequencies.
2. Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 and 2.7 V.
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The CLKIN/PCI_CLK driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set low to
allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
6. The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate
regardless of input frequency.
相關(guān)PDF資料
PDF描述
MPC8347ECZUAJD 32-BIT, 533 MHz, RISC PROCESSOR, PBGA672
MPC8347EVVADD 32-BIT, 266 MHz, RISC PROCESSOR, PBGA672
MPC8347CZUALF 32-BIT, 667 MHz, RISC PROCESSOR, PBGA672
MPC8347ZQADD 32-BIT, 266 MHz, RISC PROCESSOR, PBGA620
MPC8347CVRALD 32-BIT, 667 MHz, RISC PROCESSOR, PBGA620
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8347ECZQAJDB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
MPC8347ECZQAJFB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
MPC8347ECZQALDB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
MPC8347ECZQALFB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
MPC8347ECZUADDB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications