- 您現在的位置：買賣IC網 > PDF目錄4089 > MPC8536ECVTATHA (Freescale Semiconductor)MPU PWRQUICC III 1250MHZ 783PBGA PDF資料下載
參數資料
| 型號： | MPC8536ECVTATHA |
| 廠商： | Freescale Semiconductor |
| 文件頁數： | 19/126頁 |
| 文件大?。?/td> | 0K |
| 描述： | MPU PWRQUICC III 1250MHZ 783PBGA |
| 產品培訓模塊： | MPC8536E QUICC III Processor |
| 標準包裝： | 1 |
| 系列： | MPC85xx |
| 處理器類型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 1.25GHz |
| 電壓： | 1V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 783-BBGA，FCBGA |
| 供應商設備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
| 其它名稱： | MPC8536ECVTATH MPC8536ECVTATH-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Hardware Design Considerations
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
115
This figure shows the PLL power supply filter circuit.
Figure 75. Chip PLL Power Supply Filter Circuit
The AVDD_SRDSn signals provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock,
the power supplied to the PLL is filtered using a circuit similar to the one shown in following Figure 76. For maximum
effectiveness, the filter circuit is placed as closely as possible to the AVDD_SRDSn balls to ensure it filters out as much noise
as possible. The ground connection should be near the AVDD_SRDSn balls. The 0.003-F capacitor is closest to the balls,
followed by the 1-F capacitor, and finally the 1 ohm resistor to the board supply plane. The capacitors are connected from
AVDD_SRDSn to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces
should be kept short, wide and direct.
Figure 76. SerDes PLL Power Supply Filter Circuit
Note the following:
AVDD should be a filtered version of SVDD.
Signals on the SerDes interface are fed from the XVDD power plane.
3.3
Pin States in Deep Sleep State
In all low power mode by default, all input and output pads remain driven as per normal functional operation. The inputs remain
enabled.
The exception is that in Deep Sleep mode, GCR[DEEPSLEEP_Z] can be used to tristate a subset of output pads, and disable
the receivers of input pads as defined in Table 1. See the MPC8536E PowerQUICC III Integrated Processor Reference Manual
for details.
3.4
Decoupling Recommendations
Due to large address and data buses, and high operating frequencies, this chip can generate transient power surges and high
frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching
other components in the chip system, and the chip itself requires a clean, tightly regulated source of power. Therefore, it is
recommended that the system designer place at least one decoupling capacitor at each VDD, TVDD, BVDD, OVDD, GVDD, and
LVDD pin of the chip. These decoupling capacitors should receive their power from separate VDD,TVDD, BVDD, OVDD, GVDD,
and LVDD, and GND power planes in the PCB, utilizing short low impedance traces to minimize inductance. Capacitors must
be placed directly under the chip using a standard escape pattern as much as possible. If some caps are to be placed surrounding
the part it should be routed with short and large trace to minimize the inductance.
VDD
AVDD
2.2 F
GND
Low ESL Surface Mount Capacitors
10
Ω
2.2 F 1
0.003 F
GND
1.0
Ω
AVDD - SRDS
1. An 0805 sized capacitor is recommended for system initial bring-up
SnVDD
2.2 F 1
相關PDF資料 |
PDF描述 |
|---|---|
| IDT70V05L55J8 | IC SRAM 64KBIT 55NS 68PLCC |
| IDT7005L55J8 | IC SRAM 64KBIT 55NS 68PLCC |
| IDT71342SA20PF | IC SRAM 32KBIT 20NS 64TQFP |
| IDT71V67803S166BQG8 | IC SRAM 9MBIT 166MHZ 165FBGA |
| IDT71V67703S85BQG | IC SRAM 9MBIT 85NS 165FBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC8536ECVTATLA | 功能描述:微處理器 - MPU 8536 ENCRYPTED RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8536ECVTAUL | 功能描述:微處理器 - MPU 32-BIT 1.333GHz RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8536ECVTAULA | 功能描述:微處理器 - MPU 8536 Encrypted RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8536ECVTAVL | 功能描述:微處理器 - MPU 32-BIT 1.5GHz RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8536ECVTAVLA | 功能描述:微處理器 - MPU 8536 Encrypted RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復。