DATA SHEET
MPC9229 REVISION 5 DECEMBER 19, 2012
1
2012 Integrated Device Technology, Inc.
400MHz Low Voltage PECL Clock Synthesizer
MPC9229
The MPC9229 is a 3.3 V compatible, PLL based clock synthesizer targeted for high
performance clock generation in mid-range to high-performance telecom, networking and
computing applications. With output frequencies from 25 MHz to 400 MHz and the support of
differential PECL output signals the device meets the needs of the most demanding clock
applications.
Features
25 MHz to 400 MHz Synthesized Clock Output Signal
Differential PECL Output
LVCMOS Compatible Control Inputs
On-Chip Crystal Oscillator for Reference Frequency Generation
Fully Integrated PLL
Minimal Frequency Overshoot
Serial 3-Wire Programming Interface
Parallel Programming Interface for Power-Up
32-Lead LQFP and 28-Lead PLCC Packaging
32-Lead and 28-Lead Pb-Free Package
SiGe Technology
Ambient Temperature Range 0°C to +70°C
Pin and Function Compatible to the MC12429
Replacement part: ICS84329B
Functional Description
The internal crystal oscillator uses the external quartz crystal as the basis of its frequency
reference. The frequency of the internal crystal oscillator is divided by 16 and then multiplied
by the PLL. The VCO within the PLL operates over a range of 800 to 1600 MHz. Its output is
scaled by a divider that is configured by either the serial or parallel interfaces. The crystal
oscillator frequency fXTAL, the PLL feedback-divider M and the PLL post-divider N determine
the output frequency.
The feedback path of the PLL is internal. The PLL adjusts the VCO output frequency to be
4
M times the reference frequency by adjusting the VCO control voltage. Note that for some
values of M (either too high or too low) the PLL will not achieve phase lock. The PLL will be stable if the VCO frequency is within the specified
VCO frequency range (800 to 1600 MHz). The M-value must be programmed by the serial or parallel interface.
The PLL post-divider N is configured through either the serial or the parallel interfaces, and can provide one of four division ratios (1, 2, 4,
or 8). This divider extends performance of the part while providing a 50% duty cycle. The output driver is driven differentially from the output
divider, and is capable of driving a pair of transmission lines terminated 50
to VCC –2.0 V. The positive supply voltage for the internal PLL
is separated from the power supply for the core logic and output drivers to minimize noise induced jitter.
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0] inputs to configure
the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes valid. On the LOW-to-HIGH
transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the serial interface. Internal pullup resistors are
provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control inputs from floating.
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input. The serial
input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The configuration latches will
capture the value of the shift register on the HIGH-to-LOW edge of the S_LOAD input. Refer to
Programming Interface for more information.
The TEST output reflects various internal node values, and is controlled by the T[2:0] bits in the serial data stream. In order to minimize the
PLL jitter, it is recommended to avoid active signal on the TEST output.
MPC9229
400 MHz LOW VOLTAGE
CLOCK SYNTHESIZER
ORDERING INFORMATION
Device
Temp.
Range
Case
No.
Package
MPC9229EI
0°C
to +70°C
776-02
PLCC
MPC9229AC
0°C
to +70°C
873A-03
LQFP
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-04
EI SUFFIX
28-LEAD PLCC PACKAGE
Pb-FREE PACKAGE
CASE 776-02
PRODUCT DISCONTINUANCE NOTICE - LAST TIME BUY EXPIRES ON (12/3/13)