參數(shù)資料
型號(hào): MQ80C32-20SCD
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, 20 MHz, MICROCONTROLLER, CQFP44
封裝: CERAMIC, QFP-44
文件頁(yè)數(shù): 28/28頁(yè)
文件大小: 6193K
代理商: MQ80C32-20SCD
9
2467X–AVR–06/11
ATmega128
AVR CPU Core
Introduction
This section discusses the Atmel AVR core architecture in general. The main function of the
CPU core is to ensure correct program execution. The CPU must therefore be able to access
memories, perform calculations, control peripherals and handle interrupts.
Architectural
Overview
Figure 3. Block Diagram of the AVR Architecture
In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with
separate memories and buses for program and data. Instructions in the program memory are
executed with a single level pipelining. While one instruction is being executed, the next instruc-
tion is pre-fetched from the program memory. This concept enables instructions to be executed
in every clock cycle. The program memory is In-System Reprogrammable Flash memory.
The fast-access Register file contains 32 x 8-bit general purpose working registers with a single
clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typ-
ical ALU operation, two operands are output from the Register file, the operation is executed,
and the result is stored back in the Register file – in one clock cycle.
Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data
Space addressing – enabling efficient address calculations. One of the these address pointers
can also be used as an address pointer for look up tables in Flash Program memory. These
added function registers are the 16-bit X-register, Y-register and Z-register, described later in
this section.
The ALU supports arithmetic and logic operations between registers or between a constant and
a register. Single register operations can also be executed in the ALU. After an arithmetic opera-
tion, the Status Register is updated to reflect information about the result of the operation.
Flash
Program
Memory
Instruction
Register
Instruction
Decoder
Program
Counter
Control Lines
32 x 8
General
Purpose
Registrers
ALU
Status
and Control
I/O Lines
EEPROM
Data Bus 8-bit
Data
SRAM
Direct
Addressing
Indirect
Addressing
Interrupt
Unit
SPI
Unit
Watchdog
Timer
Analog
Comparator
I/O Module 2
I/O Module1
I/O Module n
相關(guān)PDF資料
PDF描述
MQ80C52TXXX-20/883D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44
MD80C32-30P883 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MD83C154DXXX-12/883 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
MD83C154CXXX-16/883D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
MR83C154DTXXX-16P883 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk