<ins id="tczvi"><acronym id="tczvi"></acronym></ins>
  • <label id="tczvi"><span id="tczvi"></span></label>
    <kbd id="tczvi"><sup id="tczvi"></sup></kbd>
    <label id="tczvi"></label>
    參數(shù)資料
    型號: MQ80C52TXXX-25:RD
    廠商: ATMEL CORP
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
    封裝: CERAMIC, QFP-44
    文件頁數(shù): 36/170頁
    文件大?。?/td> 25028K
    130
    8272E–AVR–04/2013
    ATmega164A/PA/324A/PA/644A/PA/1284/P
    the maximum resolution is 16-bit (ICRn or OCRnA set to MAX). The PWM resolution in bits can
    be calculated using the following equation:
    In phase and frequency correct PWM mode the counter is incremented until the counter value
    matches either the value in ICRn (WGMn3:0 = 8), or the value in OCRnA (WGMn3:0 = 9). The
    counter has then reached the TOP and changes the count direction. The TCNTn value will be
    equal to TOP for one timer clock cycle. The timing diagram for the phase correct and frequency
    correct PWM mode is shown on Figure 16-9. The figure shows phase and frequency correct
    PWM mode when OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing dia-
    gram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-
    inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes repre-
    sent compare matches between OCRnx and TCNTn. The OCnx Interrupt Flag will be set when a
    compare match occurs.
    Figure 16-9. Phase and Frequency Correct PWM mode, timing diagram.
    The Timer/Counter Overflow Flag (TOVn) is set at the same timer clock cycle as the OCRnx
    Registers are updated with the double buffer value (at BOTTOM). When either OCRnA or ICRn
    is used for defining the TOP value, the OCnA or ICFn Flag set when TCNTn has reached TOP.
    The Interrupt Flags can then be used to generate an interrupt each time the counter reaches the
    TOP or BOTTOM value.
    When changing the TOP value the program must ensure that the new TOP value is higher or
    equal to the value of all of the Compare Registers. If the TOP value is lower than any of the
    Compare Registers, a compare match will never occur between the TCNTn and the OCRnx.
    As Figure 16-9 shows the output generated is, in contrast to the phase correct mode, symmetri-
    cal in all periods. Since the OCRnx Registers are updated at BOTTOM, the length of the rising
    and the falling slopes will always be equal. This gives symmetrical output pulses and is therefore
    frequency correct.
    R
    PFCPWM
    TOP
    1
    +
    log
    2
    log
    -----------------------------------
    =
    OCRnx/TOP Updateand
    TOVn Interrupt Flag Set
    (Interrupt on Bottom)
    OCnA Interrupt Flag Set
    or ICFn Interrupt Flag Set
    (Interrupt on TOP)
    1
    2
    3
    4
    TCNTn
    Period
    OCnx
    (COMnx1:0 = 2)
    (COMnx1:0 = 3)
    相關(guān)PDF資料
    PDF描述
    MC80C52XXX-30:D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40
    MC80C52XXX-30SHXXX 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40
    MD80C52EXXX-12/883:D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
    MD80C52TXXX-12/883:D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
    MD80C52TXXX-16:D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
    MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
    MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
    MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
    MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk