- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45381 > MQ83C154DCXXX-12/883D (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44 PDF資料下載
參數(shù)資料
| 型號： | MQ83C154DCXXX-12/883D |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44 |
| 文件頁數(shù)： | 11/242頁 |
| 文件大?。?/td> | 3080K |
| 代理商： | MQ83C154DCXXX-12/883D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁
108
2588F–AVR–06/2013
ATtiny261/461/861
pins. The Fault Protection Enable (FPEN1) is automatically cleared at the same system clock as
the COM1nx bits are cleared.
If the Fault Protection Interrupt Enable bit (FPIE1) is set, a Fault Protection interrupt is generated
and the FPEN1 bit is cleared. Alternatively the FPEN1 bit can be polled by software to figure out
when the Timer/Counter has entered to Fault Protection mode.
12.10.1
Fault Protection Trigger Source
The main trigger source for the Fault Protection unit is the external interrupt pin (INT0). Alterna-
tively the Analog Comparator output can be used as trigger source for the Fault Protection unit.
The Analog Comparator is selected as trigger source by setting the Fault Protection Analog
Comparator (FPAC1) bit in the Timer/Counter1 Control Register (TCCR1D). Be aware that
changing trigger source can trigger a Fault Protection mode. Therefore it is recommended to
clear the FPF1 flag after changing trigger source, setting edge detector or enabling the Fault
Protection.
Both the external interrupt pin (INT0) and the Analog Comparator output (ACO) inputs are sam-
pled using the same technique as with the T0 pin (see Figure 11-3 on page 74). The edge
detectors are also identical but when the noise canceler is enabled additional logic is activated
before the edge detector, increasing the propagation delay with four system clock cycles.
An Input Capture can also be triggered by software by controlling the port of the INT0 pin.
12.10.2
Noise Canceler
The noise canceler uses a simple digital filtering technique to improve noise immunity. Consecu-
tive samples are monitored in a pipeline four units deep. The signal going to the edge detecter is
allowed to change only when all four samples are equal.
The noise canceler is enabled by setting the Fault Protection Noise Canceler (FPNC1) bit in
Timer/Counter1 Control Register D (TCCR1D). When enabled, the noise canceler introduces an
additional delay of four system clock cycles to a change applied to the input.
The noise canceler uses the system clock directly and is therefore not affected by the prescaler.
12.11 Accessing 10-Bit Registers
If 10-bit values are written to the TCNT1 and OCR1A/B/C/D registers, the 10-bit registers can be
byte accessed by the AVR CPU via the 8-bit data bus using two read or write operations. The
10-bit registers have a common 2-bit Timer/Counter1 High Byte Register (TC1H) that is used for
temporary storing of the two MSBs of the 10-bit access. The same TC1H register is shared
between all 10-bit registers. Accessing the low byte triggers the 10-bit read or write operation.
When the low byte of a 10-bit register is written by the CPU, the high byte stored in the TC1H
register, and the low byte written are both copied into the 10-bit register in the same clock cycle.
When the low byte of a 10-bit register is read by the CPU, the high byte of the 10-bit register is
copied into the TC1H register in the same clock cycle as the low byte is read.
To do a 10-bit write, the high byte must be written to the TC1H register before the low byte is
written. For a 10-bit read, the low byte must be read before the high byte.
12.11.1
Reusing the temporary high byte register
If writing to more than one 10-bit register where the high byte is the same for all registers written,
then the high byte only needs to be written once. However, note that the same rule of atomic
operation described previously also applies in this case.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MR83C154DTXXX-16/883 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MD83C154DCXXX-20P883D | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40 |
| MD83C154DXXX-16P883 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MQ83C154DXXX-16/883 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44 |
| MR83C154DTXXX-20P883D | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MQ83C154-L16 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MQ83C154T-12 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MQ83C154T-16 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MQ83C154T-20 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MQ83C154T-25 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。