參數(shù)資料
型號(hào): MQ83C154XXX-12/883D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44
封裝: CERAMIC, QFP-44
文件頁(yè)數(shù): 59/109頁(yè)
文件大小: 10824K
代理商: MQ83C154XXX-12/883D
39
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
Table 9-2.
Interrupt 0 Sense Control
9.3.2
GIMSK – General Interrupt Mask Register
Bits 7:6 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 5 – PCIE1: Pin Change Interrupt Enable 1
When the PCIE1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 1 is
enabled. Any change on any enabled PCINT[11:8] pin will cause an interrupt. The corresponding interrupt of Pin Change
Interrupt Request is executed from the PCI1 Interrupt Vector. PCINT[11:8] pins are enabled individually by the PCMSK1
Register.
Bit 4 – PCIE0: Pin Change Interrupt Enable 0
When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is
enabled. Any change on any enabled PCINT[7:0] pin will cause an interrupt. The corresponding interrupt of Pin Change
Interrupt Request is executed from the PCI0 Interrupt Vector. PCINT[7:0] pins are enabled individually by the PCMSK0
Register.
Bits 3:1 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 0 – INT0: External Interrupt Request 0 Enable
When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is
enabled. The Interrupt Sense Control bits (ISC01 and ISC00) in the MCU Control Register (MCUCR) define whether the
external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an
interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is
executed from the INT0 Interrupt Vector.
ISC01
ISC00
Description
0
The low level of INT0 generates an interrupt request.
0
1
Any logical change on INT0 generates an interrupt request.
1
0
The falling edge of INT0 generates an interrupt request.
1
The rising edge of INT0 generates an interrupt request.
Bit
76543210
PCIE1
PCIE0
INT0
GIMSK
Read/Write
R
R/W
R
R/W
Initial Value
0
00000
相關(guān)PDF資料
PDF描述
MR80C52EXXX-20/883R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
MR80C52EXXX-25SC 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
MR80C52TXXX-16/883:RD 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44
MJ80C32U-25:D MICROCONTROLLER
MQ80C32E-36:RD 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ86 制造商:TE Connectivity 功能描述:
MQ8797BH 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
MQ87C196KC/R 制造商:Rochester Electronics LLC 功能描述:
MQ87C196KD-16/B 制造商:Rochester Electronics LLC 功能描述:
MQ87C196KD-20/R 制造商:Rochester Electronics LLC 功能描述: