- 您現在的位置：買賣IC網 > PDF目錄25639 > MS80C51T-16D (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44 PDF資料下載
參數資料
| 型號： | MS80C51T-16D |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44 |
| 文件頁數： | 64/80頁 |
| 文件大小： | 5152K |
| 代理商： | MS80C51T-16D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
264
XMEGA A [MANUAL]
8077I–AVR–11/2012
Figure 24-1. Base Address
24.3.2 Address Size
The address size selects how many bits of the address should be compared when generating a chip select. The address
size can be anywhere from 256 bytes to 16MB. If the address space is set to anything larger than 4KB, the base address
must be on a boundary equal to the address space. For example, with 1MB address space for a chip select, the base
address must be on a 1MB, 2MB, etc. boundary.
If the EBI is configured so that the address spaces overlap, the internal memory space will have priority, followed by chip
select 0 (CS0), CS1, CS2, and CS3.
24.3.3 Chip Select as Address Lines
If any chip select lines are unused, these can, in some combinations, be used as address lines. This enables larger
external memory or external CS generation. Each column in Figure 24-2 on page 264 shows enabled chip select lines
(CSn) and the address lines available on unused chip select lines (An). The right-hand column shows that all four CS
lines are used as address lines when only CS3 is enabled.
Figure 24-2. Chip Select and address line combinations
24.4
EBI Clock
The EBI is clocked from the Peripheral 2x (ClkPER2) Clock. This clock can run at the CPU Clock frequency, or at two times
the CPU Clock frequency. This can be used to lower the EBI access time. Refer to “System Clock and Clock Options” on
page 79 for details the Peripheral 2x Clock and how to configure this.
24.5
SRAM Configuration
When used with SRAM, the EBI can be configured with no multiplexing, or it can employ various address multiplexing
modes by using external address latches. When a limited number of pins are available on the device for the EBI, address
latch enable (ALE) signals are used to control the external latches that multiplex address lines from the EBI. The
ADDRESS[23:n]
BASEADDR[23:n]
=
ADDRESS[n-1:0]
A[n-1:0]
D[7:0]
CS
CS3
CS2
CS1
CS0
CS3
CS2
CS1
A16
CS3
CS2
A17
A16
A19
A18
A17
A16
相關PDF資料 |
PDF描述 |
|---|---|
| MF280C51C-12D | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| MF180C51-16D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MC80C52XXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C52CXXX-25SB | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
| MQ83C154DXXX-20/883R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MS8100 | 制造商:MCC 制造商全稱:Micro Commercial Components 功能描述:8 Amp Schottky Barrier Rectifier 20 to 100 Volts |
| MS8100.D | 制造商:Colibrys SA 功能描述:MEMS CAPACITIVE ACCELEROMETERS - Trays |
| MS8104160 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:(262,214-word x 8-Bits) x 2 Dual FIFO |
| MS8104160A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2 |
| MS8104160A-XXTB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復。