- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378010 > MSM51V4222C-30RD (OKI SEMICONDUCTOR CO., LTD.) 262,263-Word 】 4-Bit Field Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | MSM51V4222C-30RD |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 262,263-Word 】 4-Bit Field Memory |
| 中文描述： | 262263詞】4位場(chǎng)記憶 |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大小： | 238K |
| 代理商： | MSM51V4222C-30RD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
FEDS51V4222C-03
1
Semiconductor
MSM51V4222C
5/16
OPERATION
Write Operation
The write operation is controlled by three clocks, SWCK, RSTW, and WE. Write operation is accomplished by
cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW.
Each write operation, which begins after RSTW, must contain at least 130 active write cycles, i.e. SWCK cycles
while WE is high. To transfer the last data to the DRAM array, which at that time is stored in the serial data
registers attached to the DRAM array, an RSTW operation is required after the last SWCK cycle.
Write Reset: RSTW
The first positive transition of SWCK after RSTW becomes high resets the write address counters to zero. RSTW
setup and hold times are referenced to the rising edge of SWCK. Because the write reset function is solely
controlled by the SWCK rising edge after the high level of RSTW, the states of WE are ignored in the write reset
cycle.
Before RSTW may be brought high again for a further reset operation, it must be low for at least two SWCK
cycles.
Data Inputs: D
IN
0 to 3
Write Clock: SWCK
The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer.
Data-in setup time t
DS
, and hold time t
DH
are referenced to the rising edge of SWCK.
Write Enable: WE
WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the
input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high)
restrictions, because the MSM51V4222C is in fully static operation as long as the power is on. Note that WE setup
and hold times are referenced to the rising edge of SWCK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM51V4222C-40JA | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RA | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RD | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4223C | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4223C-30RA | 262,263-Word 】 4-Bit Field Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM51V4222C-40JA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RD | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4223C | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4223C-30RA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。